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A MICROPROCESSOR BASED TELEMETRY OUTSTATION 
By J, H. Lusty 
ABSTRACT 
This thesis describes the developMent of a Microprocessor based 
teleMetry outstation used to collect analogue and digital data at 
reMote sites for the Cape Town City Council's Waterworks Branch of 
the City Engineer's DepartMent. 
It is a functional equivalent of existing vendor supplied 
outstations which are not Microprocessor based ie they rely 
purely on hardware. It was necessary to develop these units in-house 
due Mainly to cost considerations since the vendor supplied units 
were becoMing increasingly expensive; furtherMore, they are using 
obsolescent technology and the purchase of spare parts has becoMe 
increasingly difficult. This latter situation has been aggravated 
in More recent tiMes by the threat of sanctions. The expertise 
gained by the writer froM the developMent phase has already been 
directly applicable to another teleMetry project for the Cape Town 
City Council. This draMatically shortened the developMent tiMe. 
Further projects of this nature are envisaged. 
The outstation collects daM level and water flow rate values and 
alarMs at reMote sites, Most of theM reservoirs. In addition, the 
flow rates are integrated with respect to tiMe to give voluMes. 
These quantities are transMitted back to the Master station via a 
ModeM and u.h.f. tranceiver when interrogated by a Master station. 
The developMent of the outstation involved a detailed analysis of 
the teleMetry protocol between the Master station and five existing 
outsta~ions. A coMplete set of general purpose hardware Modules 
had to be designed with future applications in Mind, a software 
philosophy forMulated, iMpleMented and tested and extensive field 
testing and evaluation perforMed before production of sixteen units 
coMMenced. 
All the developMent work was done in the CoMput~r Section of the 
City Electrical Engineer's DepartMent in Cape Town. 
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1.1 Introduc:tion 
The Cape Town Municipality provides the Many essential services for 
the city itself and its environs. The supply and distribution of 
water for doMestic and industrial use are but one of these. 
With the passing of tiMe, a distribution systeM expands and becoMes 
a network with an ever increasing nuMber of interrelated variables. 
When this happens> it becoMes iMportant to know what the various 
paraMeters are at a particular instant so that decisions can be 
Made regarding the control of that network. When it is considered 
that Cape Town's water supply network consists of soMe nine daMs, 
fifteen service reservoirs, fifteen puMp stations, eigh·t water 
treatMent installations and approxiMately JO 000 KM o~ pipeline 
delivering 500 Ml/day, this becoMes particularly true. The need for 
control is high-lighted under eM~rgency conditions such as the 
recent pipe-burst on the Mitchell's Plein pipeline in July 1986. 
TiMeous inforMation is needed at a central point so corrective 
action May be taken. Refer to Fig 1.1 for a quasi-geographical 
layout of the Cape·Town water supply network, 
Control is not the only Motivation for teleMetryJ ~tatistical 
inforMation gives vital inforMation concerning consuMption in 
various parts of the network. Planners need this to Make pertinent 
decisions and intelligent estiMates for future expansion. This in 
turn increases the teleMetry requireMents and so we have an ever 
increasing need for teleMetry. 
1.2 The MeasureMent probleM 
---------------------------
What are the specific paraMeters to be Measured and where? 
At each MeasureMent site, water levels, incoMing and outgoing water 
flow rates ~nd alarMs are to be Monitored} the alarMs are Mainly 
high and low water level points. In addition to these, the flow 
rates are integrated with respect to tiMe to establish integrated 
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The level transducers May be analogue or digital, the flow rate 
transducers are arialogue and the alarMs are digital, The integrated 
flow rates are derived froM the flow rate paraMeters on site. 
Thus there is a variety of analogue and digital data ~uantities to 
be Measured at each site and gathered by the outstation. The analogue 
paraMeters are to be converted to digital forM. All paraMeters now 
being digital are to be transforMed into a suitable forMat for 
transMission via a ModeM. 
In addition to analogue and digital input inforMation froM the 
outstation, digital output inforMation May be transMitted froM the 
Master station to the outstation. This is hereafter referred to as 
status output inforMation and in the existing systeM is used to 
switch two reMote loggers on and off and to control Mechanical 
flow rate integrators. This is not required for the additional 
outstations since no further loggers are required and the 
integrated flow rates are to be derived froM the flow rates by the 
outstation software. 
Digital data lends itself very readily to transMission via ModeMs 
using siMple frequency-shift-keying <FSK> techniques since it 
su¥fers no loss 0¥ accuracy in the transMission path when easily 
utilised error detection codes are eMbedded in the Messages. This 
would noT be possible using analogue transMission Methods. 
All ~he Measuring sites are reMote, in soMe cases over 100 KM froM 
where the data is required. For this reason, transMission froM the 
outstations to the Master station is done by u.h.f. radio, since 
landline would not be viable. Several probleMs arise froM this 
which will be. described in detail. 
Up to ~wenty-one ouTstations are envisaged in the near future. The 
MeasureMent pr~bleM May therefore be forMalised as the transMission 
of a variety of analogue and digital daTa froM each of ~wenty-one 
reMote outstations back to a central Master station using ModeMs 
and radios. 
5 
1.~ The existing systeM 
BeTore the writer becaMe involved in this project, the Waterworks 
TeleMetry SysteM consisted of a GEC 2050 Mini-coMputer as a central 
Mast~r station and five GEC TELEPACE outstations at Voelvlei, 
WeMMershoek 1 Plattekloof, Tygerberg and Blackheath. The Master 
station is situated at the Test and Metering Branch of the City 
Electrical Engineer's DepartMent and is connected to two 
teleprinters, a local one at the Master station and a ~eMote one 
at Albion Spr~ngs, the Main depot of the Waterworks Branch. The two 
teleprinters operate in parallel and are used for the printing of 
logs at regular intervals ie tiMed logs, for the printing of 
on-deMand logs and for paraMeterisation of the systeM e.g. allowing 
or inhibiting a particular outstation, deterMining how often tiMed 
logs are printed, and the setting of liMit values for daM levels. 
If these liMit values are exceeded, or an alarM occurs at an 
outstation site, spontaneous alarMs are printed on the teleprinters. 
There are two further logging printers at Voelvlei and WeMMershoek 
which are output-only devices which print the saMe tiMed logs as 
the Master station teleprinters. There is also a spontaneous log 
printed 011 the teleprinters once a day at 8.00 aM, 
TiMed logs contain level and flow rate values for all the 
outstations which are allowed, on-deMand logs contain level ahd 
flow rate values for the outstation requested and the spontaneous 
once-per-day log contains the integrated flow rate values for all 
outstations which are allowed. IMMediately after the printing of 
this spontaneous log, the Mechanical integrators are reset using a 
sequence of status output Messages. This is described in More 
detail in paragraph 1.5.~.4. It is at these two reMote logging 
sites, Voelvlei and WeMMershoek that the level and flow rate 
inforMation contained in the tiMed logs is Most needed. Refer to 
Fig t.2 for an overall scheMatic diagraM of the systeM. 






























































































































































































































































































































































































































There are actually two radio coMMunication channels operated in 
parallel; one is a direct path froM the Master station to Tygerberg, 
Plattekloof and Blackheath and the ~ther via a u.h.f. repeater 
located at Kanonkop. This second channel via repeater is necessary 
for the Voelvlei and WeMMershoek outstations due to their location. 
1 .4 Inadequacies of the existing systeM 
----------------------------------~-~~-
Due to the increasing need for teleMetry on the Waterworks systeM, 
the origonal five TELEPACE outstations were proving inadequate. For 
this reason the Master station software was expanded using vendor 
supplied software to accoModate an additional sixteen outstations 
Making the total of twenty-one, the figure previously Mentioned in 
paragraph 1.2. 
At this tiMe, the cost of the TELEPACE outstations had risen 
appreciably and they were becoMing increasingly obsolescent in 
the technology used. This posed an additional probleM of eventual 
non-availability of spare parts. After conducting a brief 
feasability study, the writer felt that a Microprocessor based 
·'·' 
unit could be produced which would in every way eMulate the older 
hardware-based TELEPACE units. Not only would this be cost effective 
since sixteen units would be produced, but Much valuable experience 
would be gleaned and would be applicable to future teleMetry 
projects. 
1.5 CoMMunications protocol 
In order to draw up a forMal specification for the proposed TELEPACE 
look-alike, a detailed analysis of the existing systeM's 
coMMunication protocol was necessary. Un~ortunately, this is only 
docuMented in broad outline by the vendor and conside~able tiMe was 
spent in deterMining the exact paraMeters by care~ul MeasureMents 
taken on the systeM while it was operating. These are now precisely 
forMalised. 
8 
1 .5.1 ModeM channel 
This is a 600 Baud FSK channel in the audio frequency band using 
two frequencies of 1J00Hz and 1700Hz; note that no central carrier 
frequency as such is ever trans~itted ie there is either a tone 
of 13BOHz or 1700Hz or no tone at all. The Mode of coMMunication is 
half-duplex ie both Master station and outstation transMit and 
receive on the saMe channel but not at the saMe tiMe. 
1 .5.2 Message protocol 
------~----~----------
Fig 1.J indicates the request word/reply word protocol under 
norMal conditions. The tiMing paraMeters shown are exact only for 
the start bit/stop bit/Message periods; these are well defined and 
May be calculated froM the baud rate and Message bit lengths. The 
other tiMing paraMeters shown are usually not critical and are 
therefore approxiMate1 these are actually Measured on the working 
systeM. The following points are iMportant:- 1 · 
<i> Polling frequency is norMally 1000/385 Hz ie just under JHz. 
(ii) A period of pretone precedes both the request and reply words; 
this is to allow the deModulators at the Master station and 
the outstations to lock onto the incoMing VFT <voice frequency 
transMission> signals. 
<iii) Start bit and stop bits are of opposite polarity and of 
opposite sense for the request and reply words. This is also 
related to the fact that for the request word, the VFT signal 
coMMences at 1300Hz, changes to 1700Hz for the start bit and 
terMinates at 1300Hz at the end of the transMissionJ the 
opposite is th~ case for the reply word. In this way, the 
direction 'of inforMation transMission can be established by 
the sense of the start and stop bits. 
<iv) The elapsed tiMe between the end of a request word and the 
beginning of a reply word is approxiMately 150MSJ this is 
not critical and M~Y vary in soMe cases. All that really 
Matters is that the Master station receives a reply word 





















































































































































































































<v> In the request word, two of the tiMing paraMeters have two 
possible valuess this is because request words May be either 
single or double Messages. This is explained- fully in 
paragraph 1.5.~. 
<vi) If a reply word froM an outstation is invalid, the Master 
station asks for this point up to five tiMes at a slower 
polling rate of +/- 1 Hzs if a satisfactory reply is not 
received, the point failure is logged at the Master station 
and that point is only polled once in subsequent polling 
cycles until a valid reply is received; when this occurs, the 
reinstateMent of that point is logged and the slow polling of 
up to five tiMes on subsequent failure is restored. 
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1.5.3 Message forMat 
Re9er to Fig 1.4 for request word data forMat, 
The request words froM the Master station are either single 
Messages for digital and an~logue input or double Messages for 
status outputs. 
Single Messages are 2~ bits long> consisting of a start bit> 5 
outstation address bits, 7 point address bits, 4 function code bits, 
5 parity bits and a stop bit. Double Messages are 46 bits long, the 
first half having the saMe forMat as a single Message, and the 
second half consisting of another start bit> 16 data bits, 5 parity 
bits and another stop bit. The parity bits are generated by dividing 
the data polynoMial by 1 + x2 + x5 , Refer to Appendix B for a 
coMplete treatMent of the parity generation. It should be noted 
that the start bit and the following 16 bits are logically inverted 
BEFORE the parity bits are generated, and that the stop bit plays 
no part in the parity generation. This is Most iMportant since the 
process of inversion and parity generation are not in general 
coMMutative ie the order ~f operations does Matter. Bit O (the 
start bit) is the Most significant bit and is transMitted first, 
followed by the reMaining bits. 
Analogue input Messages are used for flow rates, digital input 
Messages are used for levels and alarMs when bit 8 in the point 
address is 1 and integrated flow rates when this bit is O, and 
status output Messages are used to select either the three Most or 
least significant digits of an integrated flow rate or to switch 
the reMote loggers at Voelvlei and WeMMershoek on and off, This is 
described More fully in paragraph 1.5.3.4 
Reply words are always single Messages and consist of a start bit, 
16 data bits, 5 parity bits and a stop bit. The parity bits are 
generated in the saMe way as for request words, but the start and 
stop bits are of opposite sense as request words. (request words 
have start bit = O, stop bit = 1; reply words have start bit = 1 1 
stop bii = O>. It should be noted once again that the start bit 
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13 
generation and hence this inversion affects the parity bits. As for 
request words, ~eplJ words are transMitted start bit first (bit O, 
the Most significant bit>, followed by bits 1 to 22. 
Re~er to Fig t.5 for the reply word data forMat which shows bits 
1 to 16 of the reply word for each type of point written into the 
packed data word MESP by the software (refer paragraph 4.4). 
t.S.3.1 AlarMS 
Up to ten alarMs can be transMitted using bits 1 to 10~ bits 11 to 
16 are unused and Must be set to 0 Cie not don't cares>, otherwise 
the Master station halts a little while later. Unfortunately, due 
to the 'black box' nature of the Master station as a whole, the 
reason for this is unknown. The writer suspects a software bug in 
the Master station software but is not able to find it as it is not 
docuMented in sufficient detail. If an alarM bit changes state froM 
1 to O then that is an alarM condition and is logged as a failure 
on the Master station teleprinters; if a bit changes state froM 0 to 
t then this is a reMoval of an alarM condition and is logged as an 
OK condition. 
1.5.3.2 Levels 
Each level is a 5-digit BCD value and therefore requires two 
request word/reply word sequences. Note that the BCD digits are 
inverted and that in the first reply, only the Most significant 
digit BCD4 is transMitted, the other three unused nibbles being 
set to F, followed by a second reply word containing the reMaining 
BCD digits 0 to 3. Note the two 23-bit reply words of a leYel should 
not be confused with the 46-bit double Message request word for 
status ou~puts. 
t.5.3.3 Flow rates 
Flow rates are J-digit BCD values and are non-inverted. The high 
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1.5.3.4 Integrated flow rates 
Integrated flow rates are 6-d1git BCD values and therefore, like 
levels, require two request word/reply word sequences each. The 
BCD digits are inverted and the three Most significant BCD digits 
3 to 5 are transMitted first, followed by the three least 
significant BCD digits 0 to 2. In both reply words, the Most 
significant nibble is set to F. Note that BCDO and 1 are not 
actually logged but ignored altogether. 
In all the above data types, the printout f'orMat referred· to in 
Fig 1.5 is as the inforMation is printed out on the Master station 
teleprinters. R~fer to Appendix A for further inforMation concerning 
printout forMats. 
In the norMal polling cycle of the outstations by the Master 
station, all the points of a particular outstation are polled and' 
then the next outstation is polled and so on. The sequence of 
polling the points at a particular outstation is not norMally 
relevant since each request word requires a unique reply. This 
is not quite true for status output polling which follows a set 
sequence due to the nature of the hardware at the reMote TELEPACE 
sites to which they pertain. 
Each ~iMe an integrated flow rate is required froM the outstation 
<once a day for the 8.00 aM spontaneous log described in paragraph 
1.3) the sequence of polling is:-
( i) Integrated flow rate Meter MS BCD digits select <status 
output double Message request word) . 
(ii) Integrated flow rate Meter MS BCD digits read (digital input 
single Message request word) . 
(iii) Integrated flow rate Meter LS BCD digits select <status 
output double Message request word) . 
Civ) Integrated flow rate Meter LS BCD digits read <digital input 
single Message request word), 
(v) Integrated flow rate Meter reset (status output double 
Message request word). 
16 
(vi> Integrated flow rate Meter back to norMal operation (status 
output double Message request word>. 
The reason for this sequence is that at the sites where TELEPACE 
outstations are installed and integrated flow rates are read, the 
flow rate integration is done Mechanically. This Mechanical 
integrator has an electronic Multiplexer. A TELEPACE status output 
card is connected to a set of control lines which selects 
either the Most or least significant three digits of an integrated 
flow rate which can then be read by a TELEPACE digital input card. 
These status output control lines are also used to reset the 
integrator. Hence the requireMent for the sequence of interleaving 
status output and digital input request words. In the Microprocessor 
based units the Mechanical integrators will be dispensed with and 
the integration done with software. This is dealt with in full in 
Appendices F and H. 
Status output request words are also used for switching the reMote 
loggers at Voelvlei and WeMMershoek on and off for the tiMed logs 
Mentioned in paragraph 1.3; ~his facility is not required in the 
new Microprocessor based outstations but could be added later if 
required. 
Whenever a status output request word is sent, an all-2ero 
confirMation word is sent as a reply. 
----------------------------------------------------
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1 .6 ForMal specification 
Paragraph 1.5 forMally specifies all the paraMeters necessary for 
the proposed Microprocessor based look-alike outstations to eMulate 
the existing GEC TELEPACE outsta~ions. In addition to the above, the 
following were considered desirable:-
(i) The hardware should be as Modular as possible. This Makes 
Maintenance quick and easy and the Modules interchangeable 
between outstations. FurtherMore, future teleMetry projects 
were borne in Mind so that benefit ·could be derived fr oM the 
writer's design efforts at a later date. This policy has 
already paid off handsoMe dividends in the production of a 
subsequent teleMetry systeM viz. the Robben Island Radiation 
Monitor. 
(ii) The unit should be as coMpact as possible. The older TELEPACE 
units are bulky and use large printed circuit boards with 
Many sMall-scale integrated circuits. Advantage should be 
taken of the Much larger-scale integrated devices currently 
available. 
(iii> The unit should be as •soft• as possible, What is Meant by 
this is that since the unit is Microprocessor based and 
therefore software controlled, Make the software do as Much 
of the task ~s possible ie MiniMise the hardware and MaxiMise 
the software task. The space and cost of a little More EPROM 
in a systeM is insignificant when hardware design tiMe, 
production and testing is considered. This concept of 'soft' 
systeMs is now a well established trend in coMputer based 
equ ipMent. 
<iv) Having adopted the 'SOTt' policy of (iii), the Modular policy 
of (i) can be applied to the software too. This should be 
broken down into a nuMber of functionally well defined 
software Modules. As with the hardware Modules, Most of the 
software Modules required little or no Modification. to produce 
the Robben Island Radiation Monitor Outstation. In fact, the 
writer COMpleted the software for the above-Mentioned systeM 
in twelve hours because alMost all the work had been done 
during the thesis research period! FurtherMore 1 soMe of the 
software Modules were also used in the Robben Island Radiation 
Monitor Master Station. 
18 
Thus th• writer's Modular strategy has already proved itself 
in preserving his eMployer•s design investMent for future 
teleMetry projects. 
<v> The unit should be Mains powered. Battery backup was 
considered but would have been pointless as far as the levels 
and flow rate transducers are concerned since th•Y are also 
Mains powered. However, in the event of Mains power failure 
it should be realised that the integrated flow rate values 
would be lost for that day since they ~re to be done ~ith 
software as Mentioned in paragraphs 1.2 and 1.5.J.4. This is 
not too serious since power-failures are fairly rare. 
19 
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2.1 Introduction 
Having forMalised the specification for the teleMetry outstation in 
Chapter 1, .three Main aspects eMerge. These are:-
(i) TeleMetry coMMunications. 
(ii) External data input. 
<iii) Internal data processing. 
These areas are all soMewhat interrelated and Many of the tasks 
could have been achieved in More than one way. The purpose of this 
chapter, therefore, is to explain how the probleMs which arise in 
the specification were approached and whether they should be done 
in software, ha~dware, or a coMbination of both. Once finalised, 
this forMs the basi~ of subsequent chapters where full details will 
be given. 
2.2 TeleMetry coMMunications 
~----~----------------------
These were discussed in soMe detail in paragraph 1.5. The channel,. 
the protocol and the Message forMat are already defined. 
The outstation has to receive request words asynchronously ie at 
any tiMe regardless of what it May be doing, and transMit reply 
words back to the Maste~ station in accordance with Fig t.3. It 
has to control a ModeM and a u.h.f, transMitter, taking into account 
the war~-up tiMe it requires. The outstation issues a request-
to-send CRTS> signal to the ModeM and a press-to-talk <PTT> signal 
to the radio, thereby keying the transMitter. Allowing for TX 
warM-up tiMe of the u.h.f, transMitter, the ModeM then issues a 
clea~~tn-send CCTS> signal to the outstation which then transMits 
the reply word. Refer to Fig 2.1 for a block diagraM of this 
handshaking. Th~ u.h.f. transMitter TX warM-up tiMe can be 
anywhere between 50Ms and 150Ms . For the particular radios 
used, 100Ms was quite adequate. Bearing these two facts in Mind, 
the outstation reply tiMing diagraM May be derivedJ this is shown 
in Fig 2. 2. 
This should be coMpared with Fig 1.3, where the Measured reply 
tiMing paraMeters of the existing TELEPACE outs~ations are 
shown. Note the following differences between the two:-
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Ci) The TELEPACE ModeM pretone period is 26MSJ this is not 
critical so a design figure of 36Ms was used, leaving a 
generous 10Ms Margin. 
(ii> The TELEPACE outstations switch off the MOdeM VFT signal 
alMost iMMediately after the stop bit ie after 
(65 - 26 - 38.3) MS = 0.7 MS 
whereas the Microprocessor outstations switch off after 
(220 - 136 - 38,3) MS = 45.7 MS 
The differences in (i) and (ii) above are not iMportant since 
they only affect non-critical paraMeters as Mentioned in 
paragraph 1.5.2. 
It was decided to design an in-house MOdeM which would not only 
satisfy the channel requireMents of 600 Baud and.1300Hz/1700Hz 
but also the protocol tiMing requireMents. In accordance with 
paragraph 1.6 (iii> it should be as 'soft' as possible ie the tiMing 
paraMeters and the control to be done by software. 
This hardware Module if hereafter referred to as the MODEM Module. 
The request word has to be clocked into and the reply word has to 
be clocked out of the outstation asynchronously. If the Messages 
had been 8-bit words plus a siMple odd/even parity scheMe, this 
Might have been a case supporting a conventional ACIA <Asynchronous 
CoMMunicdtions Interface Adapter> such as the MOTOROLA 6850 or 
INTEL 8251J however, due to the 23-bit word length and the soMewhat 
More coMplex parity scheMe, this could not be done. A hardware 
approach was tried where a special.piece of hardware was developed 
using randoM logic but it used approxiMately fifty integrated 
circuits! This was obuiously not the way to go, and with a little 
investigation it was fGund that a software approach was quite 
feasable. 
The decoding of the request words and encoding of the reply words 
is unquestionably a software task and is discussed in detail in 
paragraph 4.5. 
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2.3 External data input 
These are the flow rates which are analogue, the levels which can 
be analogue or digital and the alarMs which are digital. It was 
decided to design general purpose hardware Modules to perforM this 
task. They would be under software control. 
The analogue-to-digital converter Modules Must have input circuits 
which are galvanically isolated froM the Microprocessor power 
supply of the outstation. This is considered necessary because 
the writer's experience with other projects has shown that the 
effect of coMMoning external transducers to the outstation supply 
can so~etiMes produce undesirable behaviour due to unplanned earth 
loops or other unforeseen conditions. 
This hardware Module is hereafter referred to as the AID Module. 
The digital input Modules are also galvanically isolated froM the 
Microprocessor supply. Again, a general purpose Module is to be 
produced which would also have output capability ie an input/output 
Module. 
This hardware M-Odule is hereafter referred to as the I/O Module. 
2.4 Internal data processing 
---------------·-----~---~--
This can be broken down into two tasks ie nuMerical integration of 
the flow rate values with respect to tiMe to obtain the integrated 
flow rate values 1 and data conversions. 
2.4.1 NuMerical integration 
The flow rates are to be integrated with respect to tiMe to give 
corresponding integrated flow rates for the 8.00 aM print-out as 
discussed in paragraph 1.J. Since the Master station polling is 
asynchronous as far as the outstations are concerned, the integrated 
flow rates have to be ready at all tiMes; consequently the 
integration is an on-going process and Must be done continuously. 
Since the integration is done nuMerically, this iMplies that each 
flow rate value Must be SUMMated at regular intervals to obtain a 
24 
running total froM the last integrated flow rate reset Message as 
discussed in paragraph 1.5.3.4, to the present tiMe. This is done 
with software and is discussed in full in Appendix F. 
2.4.2 Data conversions 
The external data input paraMeters described in paragraph 2.3 all 
have to be converted by the software as follows: 
2.4.2.1 AlarMs 
No processing is required for these except to ensure that the 
polarity and position of each bit is in accordance with 
paragraph 1.5.3.1 
2.4.2.2 Levels 
These are analogue quantities at the Microprocess~r based outstation 
sites (they are digital at the existing TELEPACE sites) and are 
therefore read froM the AID Module. Refer to paragraph 3.2 for a 
fuller explanation of this. These raw level values have to be 
converted to 5-digit BCD in ~cc-0rdance with paragraph 1.5.3.2. 
2.4.2.J Flow rates 
----~-------------
These ~re analogue quantities and are read froM the A/D Module. 
These raw flow rate values have to be converted to 3-digit BCD in 
accordance with paragraph 1.5.3.J 
2.4.2.4 Integrated flow rates 
These are internally generated quantities as explained in paragraph 
2.4.l and are derived froM the raw flow rate ualues to obtain 
running totals; these running totals then have to be norMalised by 
a 24-hour norMalising factor and then converted to 6-digit BCD in 
accordance with paragraph 1.5.3.4. This is explained fully in 
Appendix H. 
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2.5 Outstation supervision 
------~-------------------
Having identified the three Main aspects, a fourth one eMerges viz. 
the overall supervision of the outstation hardware and software. 
2.5.1 SoTtware supervision 
A Multi-functioned hardware Module was designed which has the 
following features:-
(i) A watchdog tiMer which is software paraMeterised ie a soft 
watchdog tiMer. Should the Microprocessor for any reason 
juMp,off-prograM (usually caused by electroMagnetic 
interference to the hardware>, this soft watchdog tiMer 
ceases to be retriggered at regular intervals by the 
software and it autoMatically generates a restart pulse which 
is used to restart the entire outstation. 
(ii) A regular pulse at one second intervals. This is used by 
the software to do the nuMerical integration of the flow 
rate values for the integrated flow rates as described in 
paragraph 2.4.1; the software also uses this to keep the 
soft watchdog tiMer retriggered. 
<iii) Four 9-bit switch banks used to paraMeterise the outstation. 
These switches are read by the software and their exact use 
is discussed in pdragraph 3.7.2.1. 
(iv) Eight status indicator LED's which indicate which part of the 
software is being executed at any tiMe. This is a valuable 
aid if the outstation Malfunctions. 
This hardware Module is known as the paraMeters, watchdog and tiMer 
Module, hereafter referred to as the PWT Module. 
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2.5.2 Hardw~re supervision 
A hardware Module was designed with the following features:-
Ci) A hardware watchdog tiMer with a Much longer tiMe-out period 
(approxiMately fifteen seconds) than the soft watchdog of the 
PWT Module. This was added as a backup for the soft watchdog 
because the latter's behaviour relies on software 
para~eterisation and therefore could conceivably becoMe 
corrupted if the software Malfunctions as described above. 
If this happens, the hard watchdog tiMer eventually tiMes 
out and generates a repeated reset pulse at the tiMe-out 
intervals Mentioned above until the entire outstation is 
reset, This repetative behaviour until the outstation 
resets itself is useful for cases where the Mains power 
has been restored after a break in supply, because 
soMetiMes the Microprocessor does not autoMatically 
restart on power-up if the reset tiMing paraMeters are 
not satisfied; in these cases, the watchdog tiMer is 
useless s~nce it is software paraMeterised during 
initialisation and the systeM will then rely on the 
well defined restart pulse froM the hard watchdog tiMer. 
Note that when the outstaton software is running norMally, 
both the hard and soft watchdogs are triggered siMultaneously. 
(ii) Three LED's to indicate the integrity of the Microprocessor 
·power supply voltages. These voltages can also be Measured 
on sockets. 
This hardware Module is known as the power indicator and watchdog 
tiMer Module, hereafter referred to as the PWR Module. 
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2.6 SuMMary 
The breakdown of hardware and software tasks May now be suMMarised 
quite concisely with reference to Fig 2.3, where the eleMents of the 
forMal specification of paragraphs 1.5 and 1,6 are broken dow~ and 
assigned to hardware or software. Note that without actually having 
been Stated so far, the presence of a Central Processing Unit for 
the software is obvious. 
All the hardware Modules are designed to interface with the S-64 
SABUS. These are the MODEM, AID, I/O, PWT and PWR Modules which 
were designed for this project, but with general purpose applications 
in Mind; they are indicated by the letter 'H' in Fig 2.3. The 
Central Processing Unit is a Single Board CoMputer, hereafter 
referred to as the SBC Module. This is a vendor produced, 
of-the-sh~lf Module, and is the only purchased Module. It was 
pointless to design this as it is a standard unit. 
All 1he software Modules were written in asseMbler language for 
the INTEL 8085 Microprocessor and are indicated by the letter 
'S' in Fig 2.3> the 8085 was chosen since it is a well-tried 
proven industry'standard. 
Having identified all the software and hardware tasks, these are 
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3.1 Introduction 
This chapter describes the SABUS hardware Modules in detail, their 
specific functions, the design Methods used to achieve these and 
how they are interconnectedJ this will pave the way for the 
software description that follows in Chapter 4. It should be noted 
beforehand that in designing_ these hardware Modules, flexibility 
for future use in other systeMs was always in Mind; consequently, 
the hardware often fulfills requireMents over and above the 
iMMediate ones for this Microprocessor based teleMetry outstation. 
In soMe cases, the Modules need to be configured according t_o the 
specific applicationJ this will be explained. 
3.2 SysteM input requireMents 
The MaxiMUM requireMents ~f any of the outstation sites are:-
2 levels 
8 flow rates 
3 integrated flow rates 
10 alarMs 
At all of the existing TELEPACE and soMe of the new outstation 
sites, the level transducers are electroMechanical with a 5-digit 
odoMeter-type display for a local readout. These transducers are 
fitted with a 5-decade BCD-encoded rotary switch interface which 
can be read by the outstation. To read this data froM the switches 
requires 4 bits per decade ie 20 bits per level. At the new 
outstation sites, however, analogue level quantities are favoured 
since the digital level transducers will be phased out. 
However, should an existing TELEPACE outstation be replaced with a 
new Microprocessor based unit, the 5-decade digital level transducer 
should also be accoModated, In these cases, additional I/O Modules 
can be fitted. 
The above situation ie analogue or digital levels, has software 
iMplications which are explained in Appendix K. It also raises 
an accuracy/resolution question discussed in Appendix M. 
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Thus for an outstation reading analogue levels, the input 
requireMents are 2 analogue channels for levels, 8 analogue channels 
for flow rates and 4 bits for alarMs ie 10 analogue inputs and 4 
digital inputs. 
For an outstation reading digital levels> the input requireMents 
are a analogue channels for flow rates, 40 bits for the two 
5-decade BCD levels> and 4 bits for the alarMs ie 8 analogue inputs 
and 44 digital inputs. The excessive aMount of digital inputs in 
this case certainly favours the analogue lev~l option. 
Integrated flow rates are coMputed internally froM the flow rate~~ 
by the outstation software so there are no additional input 
requireMents for these. This is explained fully in Chapter 4. 
3.3 Hardware overview 
------------~--------
Be~ore describing the Modules in detail, a brief overview of all 
the hardware on a functional basis is given below: 
The outstation is based on the 8085 Microprocessor and operates on 
the SABUS systeM. It coMprises the following hardware Modules:-
· (i) Central Processing Unit <SBC) 
-----------------~-----------
This is an 8085 single board coMputer <SBC> type SBC/2 CMK9> 
Modified as described in paragraph J.1t.1. This is the only 
-vendor 5upplied unit. This Module provides the 4K of EPROM, 
tK of RAM and the I/O port space required for the operating 
software; the 256 port I/O port space is divided into on-board 
<OOK to 7FH> and off-board <BOH to FFH> ports. Refer paragraph 
J.12 for RAM, EPROM and I/O ~llocations. 
(ii) ParaMeters, Watchdog and TiMer Module <PWT) 
------------------------------~-----~-~----
This Module provides input paraMeters to the systeM, status 
indications, a periodic one second interrupt and a soft 
w~tchdog tiMer. This watchdog tiMer, as explained in 
paragraph 2.5.1<1>, is the priMary watchdog tiMer for the 
systeM. 
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Ciii> Power indicator and watchdog tiMer Module <PWR> 
This Module provides power supply indications and Measuring 
points for the Microprocessor power supply voltages. It also 
provides a hardware power-up reset and watchdog tiMer. This 
watchdog tiMer differs froM the soft watchdog tiMer on the 
PWT Module in that it will repeatedly reset the systeM until 
retriggered by the systeM software. This is the backup 
watchdog tiMer for the systeM. Refer paragraph 2.5.2Ci> for 
More details. 
(iv) ModeM Module <MODEM> 
This deModulates incoMing VFT Messagei froM the u.h.f. radio 
receiver for the Serial Input Data <SID> line of the SBC 
Module and Modulates outgoing replies froM the Serial Output 
Data <SOD> line of the SBC for the radio transMitter. It also 
· autoMatically provides the necessary control signals for the 
radio <PTT>, Modulator (Modulator on) and the SBC Cclear-to-
send> when initiated by a request-to-send froM the SBC PAO 
line. This has been discussed in paragraph 2.2. 
<v> Analogue-to-digital converter Module CA/0) 
This provides eight or sixteen channels of opto-isolated 
analogue to digital conversion for level <where applicable> 
and flow rate Measurands. This satisfies the requireMents of 
paragraph 3.2 
(yi) Digital input/output Module (l/0) 
·----------------------------~----
This provides up to sixteen opto-isolated alarM inputs. ·rhis 
satisfies the requireMents of paragraph 3.2. 
All these hardware Modules are constructed in the saMe way with an 
aluMiniuM front plate for Mounting front panel coMponents as 
appropriate. They are housed in a standard 19-inch card fraMe and 
plug into an S-64 backplane. Refer to photograph 3.1 for pictorial 
views of a typical hardware Module. 
For the interconnection of the Modules described above, refer to · 
Fig 3.1 
PHOTOGRAPH 3.1 PICTORIAL VIEWS OF AID MODULE 
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3.4 SABUS definition 
Refer to Table J.1 where the S-64 pin-assignMents for the SABUS 
are given. Note that pins A28 and C2B, which are not assigned on 
the standard SABUS, have been assigned to RST 7.5 and RESET 
respectively. This was done to Mi~iMise external wiring between 
the SBC, PWT and PWR Modules as shown in Fig 3.1. In all other 
respects, the outstation Microprocessor bus is standard. 
It should be noted that although the SABUS is ostensibly a standard 
bus and therefore should be processor independent, this ideal is 
riot properly achievable in practice. It is in fact based on the 
INTEL philosophy) this is borne out by the presence of signals 
such as 'input read• and •ouput write· which are typical of INTEL's 
port Mapping of I/O space. ZILOG CPU's such as the Z80 can also be 
p~t on the SABUS since they use the saMe philosophy as INTEL. 
The MOTOROLA 6800, on the other hand, does not lend itself readily 
to the SABUS. This is because the SABUS, like the 8085, is 
asynchronous whereas the 6800 uses a synchronous philosophy. During 
the early stages of the hardware developMent, a MOTOROLA 6840 PTM 
<PrograMMable TiMer Module> was successfully interfaced to the SABUS 
but there were software restrictions eg if an 8085 HLT instruction 
occurs, the 8085 does not put out a clock signal onto the bus and 
so the ~OTOROLA peripheral, which needs a synchronous clock, ceases 
to function! The writer is aware of other cases where the MOTOROLA 
6800 CPU has been interfaced to the SABUS but again, with 
restrictions. 
For this reason, all peripheral chips which were used on the 
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* Bus Modification - refer paragraph 3.4 
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3.5 Address decoding and data bus buffering -------------------------------------------
Before proceeding with the hardware Modules individually, there is 
a section of the circuitry which is COMMon to all the Modules ie 
the address decoding and the data bus buffering, where applicable. 
Refer to Fig 3.2. To reduce coMponent count, the 748287 (828129) 
bipolar PROM was chosen as an address decoder. This 256 X 4 bit 
device also conveniently Maps to the SABUS 256 I/O port address 
range, To use the device, select an address in the range O to FF 
hexadeciMal and prograM the required bit pattern at that location, 
eg Most peripheral chips have an active low chip select. This chip 
select is connected to, say, the Q2 data output of the PROM. At the 
saMe tiMe that the peripheral chip is selected, the tri-state data 
bus buffer Must be enabled. Its enable input could be connected to 
another data outp~t of the PROM, say Q4, Therefore, in this case, 
the data pattern at this location will be 0101. 
Note that Many peripheral chips occupy More than one address 
location, four locations being typical in which case the base 
address and three consecutive locations in the PROM Must contain 
the saMe bit pattern. 
The data bus buffer's direction control is connected to the IR 
signal. 
In the descriptions which follow, reference is Made to Modes o~ 
prograMMing the INTEL 8254 PrograMMable Interval TiMer. For further 
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3.6 ModeM Module <MODEM) ------------------------
3.6.1 Theory of operation 
-------------------------
Refer to Fig 3.3 for the coMplete circuit diagraM. 
3.6.1.1 Functions 
Ci> It provides the 1300Hz/1700Hz UFT signals as described in 
paragraph 1.5.1. 
(ii) It sQtisfies the tiMing requireMents of the teleMetry 
coMMunications descri'bed in paragraph 2.2. 
Ciii) It provides Tx and Rx VFT Monitoring facilities as well as 
LED indications of the Tx and Rx status of the outstation. 
3.6.1;2 Functional blocks 
-----------~-------------
Ci> Address decoding and data bus buf'fer-ing 
Refer paragraph 3.5 
(ii) ModeM and radio control 
The three counters of U3 8254 are prograMMed as follows:-
Counter 0: Mode 1, hardwar-e retriggerable one-shot with 
tiMe-out counter loaded for- 220 Ms. 
Counter 1: Mode 1, hardware retriggerable one-shot with 
tiMe-out counter ioaded for tOOMs. 
Counter 2: Mode 5, hardware triggered strobe with a strobe 
after 136 MS, 
All three counters are triggered siMultaneously by a RTS 
<request-to-send) signal froM the SBC. 
Out 0: This drives an isolation relay via the BC179 
transistor to key the radio for 220Ms. 
'.Out 0 and Out 1: These two lines are exclusive OR'ed to swi*ch 
the Modulator of the TCM3101 ModeM chip on 
after 100Ms. This allows for 100Ms of radio 
warM-up tiMe followed by 36Ms of pretone 



















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































This sends a clear-to-send CCTS> 136Ms after 
the RTS. This interrupts the 8085 CPU on the 
SBC on its RST 5.5 interrupt line; in this way 
it signais to the CPU to send the Tx reply 
data streaM. 
Refer to the tiMing diagraM on Fig 3.3. This satisfies the 
tiMing requireMents of the teleMetry coMMunications discussed 
in paragraph 2.2. 
(iii) ModeM 
•· 
The TCM 3101 (LJ4) is a self-contained Modulator-deModulator 
using state of the art switched capacator technology for the 
filtering; it requires only the following external coMponents 
for adjustMents:-
(a) TriMp ot and padder resistors for setting slicer level. 
(b) TriMpot and padder resistors for setting carrier detect 
level. Carrier detect is not used for this project. 
Refer to Appendix N for the data sheet of this device. 
(iv) Interface circuitry 
TransforMer Tl has four tappings. This provides the following 
ratios:-
3:1, 2:1, 1:1> 1:2, and 1:3 for Tx VFT line iMpedance Matching, 
Refer paragraph ~.6.2 for configuration details. 
TransforMer T2 prouides a 1:1 balanced line for Rx VFT. 
Op-aMps contained in U7 provide for Rx and Tx level adjustMents 
via respective triMpots. These levels can be Monitored at the 
Monitor banana plugs on the front plates or at TP13 and TP12. 
Cv> RandoM logic 
XOR gates in conjunction with switches provide for inversion 
of Rx and Tx digital data. 
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3.6.2.1 Tx signal level 
Adjust Tx level to the radio to 1V peak-to-peak with the TX LEVEL 
triMpot. 
NOTE: A perManent Tx signal can be induced by lifting Pin 3 of U6. · 
This is very useful when wanting to set up the deviation of 
the u.h.f. FM transMitter. 
3.6.2.2 Rx signal level 
Using the RX LEVEL triMpot adjust the Rx level at TP12 so that the 
Rx analogue signal to the TCM 3101 does not exceed 0.4 V peak-to-
peak,: 
3.6.2.3 Slicer level 
Connect an oscilloscope to TP9 to Monitor the Rx digital data streaM. 
Adjust the slicer level using the SLICE triMpot for a bit tiMe of 
+/- 1.66 Ms. If the card is plugged into a running outstation with 
a valid address the 'RX VAL' LED of the PWT Module will coMe on 
followed by the 'TX' LED of both the MODEM and PWT Modules if this 
adjustMent is correct. 
3.6.2.4 Switch selections 
<i> RX Must be inverted, TX not inverted. The reason for these 
polarities can be appreciated when Fig 1.3 and 4.4 are 
ref'erred to: -
In the absence of any VFT signal, the deModulator output is 
low; when the 1300Hz pret~ne of the request word begins, it 
goes high; this MUSt cause the Rx routine to be entered by 
generating an RST 6.5 inter~upt. The 8085 RST 6,5 interrupt 
signal is a high logic level; therefore the deModulator 
output has the required polarity, Since an inverter precedes 
the RST 6.~ input line of the CPU on the SBC Module (refer 
to Fig 3.8), another inversion is required; this is 
provided by the MODEM Module. 
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For the reply word, the pretone Must be 1700Hz ie a low 
logic level to the Modulator input; this iMplies a high 
logic level for the start bit <so that it can be detected 
as such by the Master station>; since the Rx routine sets 
the start bit to a high logic level, it has the correct 
polaritys however, the SOD line of the CPU is followed by 
an inverter on the SBC Module <refer Fig J,8) and so 
another inversion has to be done. This is done by the 
Rx routine, so data inversion by the MODEM Module is not 
required. 
<ii) Insure that RX and TX are on. 
3.6.2.5 Tx transforMer wire-wrap options 
----------------------------------------
There a~e four windings on transforMer Tl: AB, CD, EF and GH. This 
allows for five ratios ie 3:1, 2:1, 1:1, 1:2, 1:3. 
For this project use lit ie wire-wrap K-A, ~-c, D-L, E-J, F-G and 
H-I. 
3.6.2.b Tx transforMer iMpedance Matching 
~----------------------------------------
An optional resistor can be inserted between Pin 1 of U7 and 
wire-wrap Pin K for iMpedance Matching. This is often required 
when the ModeM transMitter is connected to a telephone line in 
parallel with other outstations; the output iMpedance of each 
outstation loads the line and hence the higher the output iMpedance 
the less the loading ie a current-source rather than a voltage-source 
is desirable. ReMeMber that the optional resistor has an effective 
value of the SQUARE of the turns ratio of the Tx Matching transforMer 
ExaMple: If a tK resistor is fitted and the 1:3 ratio selected, this 
appears as 9K at the secondary of the transforMerJ this is 
usually high enough for telephone work. 
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3.6.2.7 Mapping PROM --------------------
The contents OT the PROM are listed below:-
00 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
10 OF <)F OF OF OF OF OF i)F OF OF OF OF OF OF OF OF 
20 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
30 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
40 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
50 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
•60 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
70 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
80 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
'70 OF <)F OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
AO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
BO OF OF OF OF OF OF OF OF OF OF OF OF J06 06 06 .0.::.1 
co OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
DO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
EO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
FO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
Re¥er paragraph 3.5 and the MAP Module of the software in paragraph 
3.12 for an explanation of the Mapping PROM contents. 
46 
3.7 ParaMeters, Watchdog and TiMer Module <PWT) 
3.7.1 Theory of operation 
Refer to Fig 3.4 for the coMplete circuit diagraM. 
3.7.t.1 Functions 
(i) Input paraMeters are supplied to the systeM via thirty-two 
dual-in-line switches. These can be allocated according to 
the requireMents of the systeM. 
(ii) Eight status indicator LED's are provided to give indications o 
~ysteM operation as an aid to ~ault finding. These are soft 
and can also be allocated according to systeM requireMents. 
(iii) The prograMM~ble RST 7.5 interrupt can be used to interrupt 
the systen as required. RST 7,5 was chosen as it is a latched 
interrupt and can therefore be interrogated retrospectively 
should a higher level routine be operative when the interrupt 
occurs. 
Civ> A soft watchdog tiMer which has a prograMMable tiMe-out period 
and MUST be continuously retriggered by an output-write 
instruction at the appropriate port address in the systeM 
software otherwise it will restart the systeM. 
3.7.t.2 Functional blocks 
Ci) Address decoding and data bus bufferring ----------------------------------------
ReTer paragraph 3,5, 
<ii) ParaMeter input 
This coMprises Port A and PCO and ~Ct of Port C of the 8255 
<U3>, four 81LS96 <U6-U9> tri-state octal buffers and 
thirty-two dual-in-line input switches a~ranged as four 






































































































































































































































































































































































































































































































































I 5 I 






















































































































































































































































































































































































































































































































































































 LJ LE 





















Port A is prograMMed for input only, port C a~ an output. 
Outputting binary 0-3 on bits PCO and PCt selects one of the 
four octal buffers U6-U9 enabling the status of the respective 
bank of eight dual-in-line switches to be read at port A. 
(iii> Status indicator LED's 
Port B is prograMMed for output and drives the LED's via U5 
C74LS240>; these LED's can be wired as required. 
<iv> 8254 PrograMMable interval tiMer 
Counter 0: This is prograMMed for rate generation (Mode 2>, 
This is us~d to prescale the l.072 MHz systeM 
clock so its output can feed counters 1 and 2 with 
a usable lower frequency. 
: Counter 1: This is also prograMMed for rate generation (Mode 2) 
eg in this project this co.unter is loaded to 
generate a t Second in terr up,., 
Counter 2: This is prograMMed as a h~rdware retriggerrable· 
one-shot to provide a watchdog tiMer. This counter 
is loaded for a tiMe-out period of+/- 1.5 s; thus 
if the gate input of Counter 2 is not retriggered 
within this tiMe by the outstation software the 
counter will tiMe out and reset the systeM. This is 
the soft watchdog tiMer as discussed in paragraph 
2.5.1 (i). If PC2 is high, this reset facility is 
disabled. 
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3.7.2 PWT Module configuration 
3.7.2.1 Switch banks 
The~e are four banks of eight dual-in-line switches used to 







- 5 Dutstation addressi switch 1 = LSB. 
Unused 
ON = Mixed polarities on analogue channels. See note 
below. 
ON = digital levelsJ OFF = analogue levels. ·Refer 
paragraph 3.2 
NOTE: If analogues of different polarities are 
required, positive analogues are connected to the 
first AID Module and the negatives to the second 
A/D Module. Thus the channels are Mutually exclusive~ 
so if channel 0 is positive no negative analogue can 
be connected to the corresponding channel on the 
second A/D Module and Must be assigned to a channel 
not used by a positive analogue input. The software 
iMplications of this are discussed in Appendix J. 
Note that only ten channels are catered for in this 
systeM as required in paragraph 3.2. 
This selects analogue flow rates froM analogue channels 2 through 9 · 
(analogue channels 0 and 1 are used for le~els where applicable) for 
integrated flow rate 1. 
NOTE: Analogue channels 2 - 9 correspond with flow rates 1 - 8 which 
correspond with switches 1 - a. 
Refer~to Appendix F. 
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Bank c -------
This ·is as above but for integrated flow rate 2. 
Bank D ------
This is as above but f'or integrated flow rate 3. 
3.7.2.2 Status indicator LED's 
------~-----------------------
Refer to Fig 3.4 where the assignMent of' the LED's is given. 
3.7.2.3 Mapping PROM --------------------
The contents o·r the PROM are listed below:-
00 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
10 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
20 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
30 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
40 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
50 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
60 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
70 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
80 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
90 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
AO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
BO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
co OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
DO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
EO!Ot. 06 01.:. 01.:. 05 05 05 05 OBI OF OF OF. OF OF OF OF 
FO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
Refer paragraph 3.5 and the MAP Module of the software in paragraph 
3.12 for an explanation of the Mapping PROM contents. Note that 
this Module and the PWR Module have their one-shots Mapped to 
the saMe port address so that they May be siMultaneously triggered 
by the software as explained in paragraph 2.5.2 <i>J refer 
paragraph 3.10.2. 
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3.8 Analogue-to-digital converte~ Module <AID) 
3.8.l Theory of operation 
ReTer to Fig 3.5 for the coMplete circuit diagraM. 
3.8.l .1 Function 
This ~odule proyides sixteen or eight analogue input channels, 
isolated froM the Microprocessor supply. 
NOTE: For sixteen input channels positive or negative signals can 
be connected but they Most all be of the saMe polarity. For 
eight channels only positive signals May be used. 
3.8.1.2 Functional blocks ____ . ______________ .,. _____ _ 
Ci> Address decoding and data bus buffering 
--------------~--~---------------------
Refer paragraph 3.5. 
<ii) Channel selection and display 
When an output-write is executed to the port address selected 
in the address decoding PROM CU2>, channel data will be 
strobed into the quad latch U5. Its Q outputs drive U6 and U7 
opto-couplers to select the required channel of the Multiplexer 
<U8 or u·14>. The Q outputs drive a 4-16 line decoder '(Ul3> 
which in turn drives the selected channel LED. 
The PIT <U3> counts the opto-coupler pulses froM the voltage-
to-frequency converter <V/F). 
This function is ac.:hieved as follows:-' 
Counter 0 is prograMMed for interrupt on terMinal count 
(Mode O>. Thus before~ conversion is initiated this counter 
is loaded with FFFF hexadeciMal. The counter will be decreMente 
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Counter 1 is protjraMMed as a hardware retriggerable one-shot 
<Mode 1). The counter is loaded to produce a one-shot tiMe of 
one second. The one second window at OUT 1 is used to control 
the gate input of Counter 0 enabling counting of pulses froM 
the V/F, 
Counter 2 is prograMMed as a rate generator <Mode 2). This 
prescales the 3.072 MHz systeM clock to a lower frequency to 
drive the clock input of Counter 1. 
The conversion sequence is as follows:-
(i) Load Counter 0 with FFFF hexadeciMal. 
(ii) Start the conversion by an output-write to port assigned to 
trigger the gate input of Counter 1. 
(iii> Wait for at least one second then read ihe contents of 
·Counter 0 and coMpl~Ment the 16-bit value. This gives the 
frequency froM the V/F in Hz which is directly proportional 
to the input voltage at the V/F ie 
0 to 10 kHz corresponds with 0 to -10 V. 
Civ> Analogue input signal conditioning is provided by three 
op-aMps in U9. Refer paragraph J.8.2. 
Cv> An~logue channel M~ltiplexing: 
This is provided by US or Ul4; note that these IC·s are 
Mutually exclusive. Refer paragraph 3.8.2. 
Cvi) Isolated +12 V and -12 V is provided by a type PM671 DC/DC· ; 
converter, This provides an isolated supply for the analogue 
circuits of this Module. 
Refer ~o Appendix N for data sheets of the analogue Multiplexer 
CU14>, the high speed optocoupler CU12> and the DC/DC converter 
Module. 
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J.8.2 A/D Module configuration and adjustMents ----------------------------------------------
3.8.2.1 Channel input options 
-----------------------------
<i> Eight or sixteen analogue inputs: 
<a> If only eight analogue inputs are r•quired insert a 4051 
in US, leave U14 eMpty. Note that only positive analogues 
can be accoModated. Refer to Fig 3.5 
· (b) For sixteen analogue inputs use an Intersil 6116 or 
equivalent in U14; U8 Must then be eMpty, 
<ii> Current or voltage inputs: 
Ca) Current inputs: 
Select RI to produce an input voltage ~t the analogue 
Multiplexer cue or U14) not in excess of 10 V for MaxiMUM 
current. 
eg: For a 4-20 MA transducer use a 500 ohM resistor 
2-10 v. 
(b) Voltage inputs: 
Select RU and RI to forM a voltage divider to keep the 
MaxiMUM input voltage at a Magnitude of 10 V. 
~.8.2.2 Input signal conditioning 
---------------------------------
Ci) For positive input signals wire-wrap pins F and E. 
(ii> For negative input signals wire-wrap pins D and E. 
(iii) Select wire-wrap Multiplier option <Xt, X2 or XS> to obtain 
-10 V at the input of the voltage-to-frequency converter for 
MaxiMUM input signal. 
NOTE: An additional X2 can be obtained by fitting a 10K ~esisto 
between point C and ground. 
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3.8.2.3 Mcilpping PROM --------------------
The contents of' the PROM are listed below:-
00 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
10 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
20 OF OF OF C>F OF OF OF OF OF OF OF OF OF OF OF OF 
30 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
40 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
50 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
6.0·0F OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
70 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
O::() 10~ 05 05 05 OB oc.loF OF OF OF OF OF OF OF OF OF ·-.. .._ 
OF 90 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
AO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
BO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
co OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
DO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
EO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF GF 
FO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
Refer paragraph 3.5 and the MAP Module of the software in paragraph 
3.12 for an explanation of the Mapping PROM contents. 
3.8.2.4 AdjustMents 
-------------------
(i) Input voltage to the voltage-to-frequency converter tTP17> 
-----------------------~----------------~-----------------
(a) Set GAIN A <GA> to MaxiMUM ie fully clockwise, 
Cb> Ground the selected input channel (this defaults to 15 
or 7 on power-up), 
(c) Adjust OFFSET A <DA> to give 0 V at TP17. Use the Millivolt 
range of the voltMeter for MaxiMUM accuracy. 
Cd) Connect a variable voltage or current source to the 
selected input channel, depending on input channel 
~onfiguration. Connect voltMeters to TP15 and TP17. 
Adjust GAIN A CGA> so that the voltage a~ TP17 tracks the 
input voltage at TP15 Multiplied by the gain factor 
selected. 
NB: Input voltage to the voltage-to-frequency converter 
at TP17 Must not exceed -10 V. 
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<ii) O~fset and gain o~ voltage-to-frequency converter -------------------------------------------------
(a) Ground the selected input channel. 
<b> Adjust OFFSET B <OB> to just above 0 Hz at TP10. 
(c) Connect a variable voltage or current source to the selecte 
input channel depending on input ch~nnel configuration. 
(d) Adjust GAIN B <GB> so that the output·frequency ~t TP10 
tracks the input voltage at TP17 as follows:-
0 to 10 kHz for a 0 to -10 V range. 
The A/D boards used in this project are configured as follows:-
(i) Intersil 6116 or equivalent in U14J U8 eMpty. This satisfies 
the analogue input requireMents discussed in paragraph J.2 
(ii) The following table covers Most input signals likely for 
the outstations:-
----------------------------------------------------------------I I 
I INPUT I WIRE-WRAP WIRE-WRAP INPUT 
I I LINKS MULTIPLIER RESISTOR 
I I 
----------------------------------------------------------------I I I 
t 0 to 5 MA I E - F x 2 I lK 
I I I 
I 0 to 10 MA I E - F x 1 I lK 
I I I 
I 0 to 20 MA I E - F x 1 I 500R * I I I 
I 4 to 20 MA I E - F x 1 I 500R * I I I ----------------------------------------------------------------
~ If this value is not auailable, a 470R resistor May be used in 
which case the GAIN A <GA> control, when adjusted as in paragraph 
3.8.2.4Ci)(d) above, can be used to coMpensate for the slightly 
different resistor ualue. 
NOTE: It is pre~erable to use a Metal filM or Metal oxide 2 ~ 
tolerance resistor ~nd NOT a 5% carbon filM or carbon 
coMposition resistor for the input resistor. 
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3.9 Digital input/output Module CI/0) -------------------------------------
3.9.1 Theory of operation 
-------------------------
Refer to Fig 3.6 for the coMplete circuit diagraM. · 
3.9.t.1 Function 
This Module provides eight relay isolated outputs with feedback and 
eight opto-isolated inputs. However, further inputs May be obtained 
by using the Teedback section of an unused output channel. Any 
external systeM voltage, polarity and switching arrangeMent can be 
accoModated for each group of eight input or output channels. Refer 
paragraph 3.9.2 for further details. 
3.9.1.2 Functional blocks -------------------------
Ci> Address decoding and data bus buffering 
~-----------------~--------------------
Re¥er paragrap~ J.5. · 
Cii) Output and feedback section 
---------------------------
This coMprises a DP8311 latch CU4> and up to eight type 847C1 · 
Mercury-wetted relays. Each relay switches EXT A to the output 
circuit and a type MCT66 opto-coupler uia a channel selection 
LED for indication. The output of the opto-coupler drives the 
feedback input buffer 74LS240 CU5>. The output latch and this 
input buffer are Mapped at the saMe port address, so to use the 
·feedback feature, write the required output data to the latch, 
allow for relay settling tiMe> ~nd then read back the feedback 
data froM the input buffer. 
Ciii) Input section 
·-------------
The input section is identical to the feedback section describe 
above. This allows unused outputs to be as•igned as additional 
inputs. The data is read froM input buffer U6 and is Mapped 
one address higher than the output port. 
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3.9.2 I/O Module configuration 
--------------------~---------
3.9.2.1 Output/input port 
(i) Connect the switched potential to EXT A. 
(ii) Connect the return of the external systeM to EXT B if feedback 
required. 
(iii) If EXT A is positive with respect to EXT B then install the 
MCT66 opto-isolator in the upper half of the appropriate socket 
as indicated on the circuit board. If EXT A is negative with 
respect to EXT B then the MCT66 Must be installed in the lower 
half of the ~ppropriate socket. In each case the indicating 
LED, if required, Must be polarised accordingly; otherwise 
replace it with a strap if feedback still required. 
(iu> Select current liMiting resistors to give between 10 and 2Q MA 
in the feedback opto-isolator circuits. Ensure that resistor~ 
are of sufficient wattage! 
Unused output channels can have th~ir relays OMitted and the 
corresponding input pins on the LEMO connectors can be used as 
additional inputs if the EXT A/B potential assignMent is s~itable.· 
3.9.2.2 Input section 
Ci> ~he return o' the input signal is connected to EXT C via pins 
1 of the input LEMO connectors. However, if required, EXT C 
May be connected to either internal systeM Ou or +Su, or EXT A 
or EXT B ~ia a patch bay. 
(ii) If EXT C is negative with respect to the input signal, install 
the MCT66 opto-isolator in the upper half of the appropriate 
socket as indicated on the circuit board. 
If EXT C is positive with respect to the input signal, install . . 
the MCT66 opto-isolator in the lower half of the appropriate 
socket. In each case the indicating LED, if required, Must be 
prilarised accordinglyJ otherwise replace it with a strap. 
(iii) Select current liMiting resistors to give between 10 and 20 MA 
in the opto-isolator circuits. Ensure that resistors are of 
sufficient wattage! 
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The exact configuration of the EXT A, EXT B and EXT c connections 
May vary f'roM site to site and sh-0uld be deter Mined by inspection. 
3.9.2.3 Mapping PROM --------------------
The contents o·f the PROM are listed below:-
00 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
10 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
20 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF· OF 
30 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
40 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
50 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
t.o OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
70 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
80 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
90 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
AO OF OF OF OF OF·OF OF OF OF OF OF OF OF OF OF OF 
80 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
co OF OF (IF OF OF OF OF OF OF OF OF OF OF OF OF OF 
DO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
EO OF OF OF OF OF OF OF OF OFjOC. 05lOF OF OF OF OF 
FO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
Refer paragraph 3.5 and the MAP Module of the software in paragraph 
3.12 for an explanation o.f the Mapping PROM contents. 
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J.10 Power indicator and watchdog tiMer Module <PWR> 
----------------------------------------------------
3.10.1 Theory of operation 
--------------------------
3.10.1.1 Functions 
This Module has two independent functions:-
(i) It indicates the presence of +5 V and - 12 V on the SABUS 
power rails as Mentioned in paragraph 2.5.2(ii>. 
(ii) It restarts the software prograMMe via the RESET IN line on 
the SABUS if the software stops running ie it provides a 
watchdog tiMer function. This was discussed in paragraph 
:2.5.2(i) I' 
J.10.1.2 Operation 
Refer to the circuit diagraM Fig J.7 for the detailed explanation 
which fol lows:- 2 
R13, R14, R15, LEDt, LED2 and LED3 perforM the power rail Monitoring 
and the circuit is self explanatory. The LED's are front panel 
Mounted together with four banana sockets ie three for the three 
SABUS power rail voltages and one for the O V COMMon. 
The watchdog tiMer is essentially a free running MUltivibrator with 
an inhibit input which becoMes active when it is toggled above a 
certain MiniMUM rate. It operates as follows:-
U1 is a Schottky TTL PROM which is prograMMed to decod~ an output~· 
writ~ instruction at a particular port address. This produces a 
very narrow negative spike (Mitroseconds) at TP3; R1 ia a pull-up 
resistor. This narrow spike is used to clock U2, a J-K flip-flop, 
to produce a square-wave at TPS. R2, RJ and Tl buffer this signal 
and this is used to keep C2 positively charged via Cl, R4, Dt and 
D2. R7, RB, R9, T2 and Tl forM a non-inverting buffer so TJ•s 
collector is high and U3 ~ne-shot pin 3 is low. This condition will 
persist for as long as the software toggles U2 frequently enough; 
if this is not the case, C2 will eventually ~ischarge into R6 until 
its voltage falls below the threshold of T2J this causes a positiv• 
transition at the collector of T2 which becoMes a negative transition 
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at the collector of TJ which triggers U3 one-shot. U3 Pin J goes 
high which discharges C2 yia DJ and R5. Eventually, C2 charges up 
to the point that TJ•s collector goes high again; also, when the 
one-shot tiMe period has expired, U3 Pin 3 goes low and C2 starts 
to discharge into R6 againJ this cycle is repeated, thus forMing 
an astable Multivibrator for as long as U2 is not toggled by the 
software. Rlt, R12 and T4 forM an inverting buffer. Thus, reset 
pulses froM T4•s collector will continue to be applied to the 
RESET IN line of the SABUS for as long as the software does not 
start to run. 
Note that for proper operation of this circuit the one-shot tiMer 
as deterMined by RlO and CJ MU St be of sufficient duration to charge 
c·:i ,_ up to the point where T2 turns on to reset the trigger p,u lse at 
UJ Pin 2; this is deterMined Mainly by RS and C2. With the values 
sh own, a reset pulse of' 90 '"'t:; occurs every f if'teen seconds in the 
absence 0 f a software generated toggle signal at TP5 as Mentioned 
in paragraph 2.5.2 ( i) ' 
~·. 10' 2 PWR Module configuration -------------------------------
The only conf'igur,ation required is the prograMMing of the Mapp in<.~ 
PROM, the con ten ts of which are listed below:-
00 OF OF OF OF OF C>F OF OF OF OF OF OF OF OF OF OF 
10 OF OF OF OF OF OF OF OF OF OF OF OF OF'OF OF OF 
20 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
30 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
40 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
50 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
c00 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
70 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
80 OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
•ye) OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF· 
AO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
BO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
co OF OF OF OF OF OF OF OF (>F OF OF OF OF OF OF OF 
DO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
EO OF OF OF OF OF OF OF OF k>EI OF OF OF OF OF OF OF 
FO OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF OF 
Refe~ p~ragraph J.5 and the MAP Module of the software in paragraph 
J.12 for an explanation of the Mapping PROM contents. 
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Note that this Module and the PWT Module have their one-shots Mapped 
to the saMe port address sb that they May be siMultaneously triggered 
by the software, the PWR Module's hard watchdog being the backup for 
the PWT Module's soft watchdog described in paragraph J.7.1.1Civ>, 
This watchdog backup concept was discussed in paragraph 2.5.2Ci), 
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3.11 Central Pocessing Unit <SBC> ---------------------------------
This is the only purchased hardware MO~ule in the systeM. Refer to 
Fig 3.8 for the coMplete circuit diagraM. It has been slightly 
Modified to suite the requireMents of this projectJ these 
Modifications are indicated by exclaMation Marks(!) or arrows on 
Fig 3.8. 
J .11 .1 SBC Modifications ------------------------
3.11-.1.1 Increased I/O Map --------------------------
With the standard SBC 8085 board, external I/O is liMited to the 
address range co - FF hexadeciMal. The external I/O range was 
expanded to 80 - FF hexadeciMal by using address line AD7 instead 
of AD6 as the linear select line for the on-board 8255A. This 
forfeits the availability of the 8251 USART which MU St be reMoved 
froM its socket res. 
The Mapping PROM (748287 or 828129) contents also had to be Modified 
to select the bus buffers for the increased I/O. 
I 
3.11.1.2 New Mapping PROM contents ----------------------------------
00 07 OD 07 OE OF OF OF OF OB OE OB OE OF OF OF OF 
10 OE OE OE OE OF OF OF OF OE OE OE OE OF OF OF OF 
20 07 OE 07 OE OF OF OF OF OB OE OB OE OF OF OF OF=' 
30 OE OE OE .OE OF OF OF OF OE OE OE OE OF OF OF OF 
40 OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE 
50 OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE 
c.o OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE 
70 OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE 
80 OE OE OE OE OF OF OF OF OE OE OE OE OF OF OF OF 
90 OE OE OE OE OF OF OF OF OE OE OE OE OF OF OF OF 
AO OE OE OE OE OF OF OF OF OE OE OE OE OF.OF OF OF 
BO OE OE OE OE OF OF OF OF OE OE OE OE OF OF OF OF 
co OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE· 
DO OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE OE 
EO OE OE OE OE OE OE OE OE OE OE OE ·oE OE OE OE OE 
FO OE OE OE OE <JE OE OE OE OE OE OE OE OE OE OE OE 
Refer paragraph J,5 and the MAP Module of the software in paragraph 
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The oustation soft and hard watchdog tiMers discussed in paragraph 
2.5 require a bus line to reset the CPU. As the standard SABUS does 
not provide for this, a spare bus line C28 was assigned for use as 
a RESET IN to the CPU. Thus the SBC Must be Modified by connecting 
a wire between C28 and the RESET IN Pin 36 of the SBC. 
3.11.1.4 1 Second interrupt 
----------------------------
As it was desirable to have the 1 Second interrupt froM the PWT on 
the SABUS, spare bus line A28 was allocated to this. Thus Modify 
the SBC by connecting a wire between A28 and Pin 7 of the resistor 
pack CIC RIP>. This connects A2B to the RST 7.5 interrupt. 
3.11.1.5 ModeM control signals 
The standard 37-way D connector Must be reMoved as only five MOdeM 
control signals are required at the front plate of the SBC. These 
signals are connected to a 5-way LEMO socket as follows:-
-----------------------------------------~-----~------------------I I 
I LEMO SIGN~L I D CONNECTOR 
I I 
------------------------------~-----------------------------------I I I I 
I 1 I N/C I I 
I I I I 
I 2 I RTS - PORT A BIT 0 I 29 I 
I I I I 
I 3 1 CTS - RST 5.5 I 20 I 
I I I l 
I 4 I TXD SOD I 22 I 
I I I I I 5 I RXD - <SID I 3) I 
I l ( I ) * I t I <RST 6.6 I 2) I 
I I I I I I I I 
I I I * See NOTE 2 I l I I I 
---------------------------------~------------~-------------------
NOTE 1: The LEMO socket is nuMbered anti-clockwise Tacing the front 
panel. 
NOTE 2: A link between solder pads 2 and J of the reMoved 37-way 
D connector is installed. 
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3.11.2 SBC configuration ------------------------
The SBC is configured for 2 X 2732 EPROM·s in IC9 and IC10 ie BK of 
EPROM froM 0 t~ lFFF hexadeciMal for the software. There is 1K of RAM 
froM 2000 to 23FF hexadeciMal. 
3.12 Hardware Mapping 
---------------------
A listing of the MAP Module of the software is included here for 
coMpleteness because it contains all the Mappings of the SABUS 
hardware Modules discussed above. 
ASMBO : Ft : llAP . SRC 69 













LINE SOURCE STATEMENT 
t tOBJECT<:Fl:HAP.LNK> HOD85 DEBUG XREF HACROFILE 
2 NAME HAP 
3 PUBLIC CHHUM 
4 PUBLIC TPRAH,BTRAM 
5 PUBLIC llODEH,MCHTRL 1LSALH,BCD12410PT01 
6 PUBLIC BCD10t,BCD123,0PT02,BCD201 1BCD223,0PT03 
1 PUBLIC HSALH,OPT04 
8 PUBLIC PARH,STATUS,PRTSEL,PWT 
9 PUBLIC ACTROP 1ACTRlP 1ACTR2P,ACNWDP 10NESHT 
10 PUBLIC ACTRON,ACTR1N,ACTR2N,ADIWDN 
11 PUllLIC CHNSEL,STRCNV 
12 PUBLIC l1CNTRO,MCHTR1 1HCNTR2,HDITWD 
13 PUllLIC PCNTRO 1PCNTR1 1PCNTR2,PCNTWD 
14 ; 
15 i 
16 CHNUH EQU 
11 i 
.. 18 i 
tOD ;HUtlBER OF ANALOGUE CHANNELS 
19 i****lll**ill****************** RAH LIMITS ************************************* 
20 i 
21 BTRAtl EQU 




;BOTTOM OF USER RAH 
i TOP OF USER RAH 
24 ;flHHffflffffffifllfflfflffffflfflflfffllfffffflfffffflffffffffffffffffffffffffff 
~i* * 
26 ;1 PtlT ADDRESSES * 




31 ;*****'******************************* SBC ************************************ 
32 i 
33 HODEH EQU 





;HODEH CONTROL PORT ADDRESS 
;SBC 8255A CONTROL WORD PllT ADDRESS 
37 ;******************************** OPTO BOARD 1 ******************************** 
38 i****** <USED FOR 8 ALARMS AND DIGITAL LEVELS 1 AND 2 HS BCD DIGIT INPUT> ***** 
39 i 
40 HSALH EQU 
41 BCD124 EQU 






;HS ALARM BYTE PORT ADDRESS 
;HS BCD LEVELS DIGIT PORT ADDRESS <INVERTED> 
;CONTROL WORD PORT ADDRESS OF OPTO I/O BOARD t B255A 
45 ;******************************** OPTO BOARD 2 ******************************** 
46 i************* <USED FOR DIGITAL LEIJEL l BCD'S 01112 AND 3 INPUT> ************* 
47 i 
48 BCD101 EQU 
49 BCD123 EQU 
51 OPT02 EQU 
51 i 




;LEIJEL t BCD'S 0 AND 1 PORT ADDRESS 
;LEIJEL t BCD'S 2 AND 3 PORT ADDRESS <INVERTED> 
;CONTROL WORD PORT ADDRESS OF OPTO I/O BOARD 2 8255A 
· 53 ;1111ff1111111***************** OPTO BOARD 3 ********************************** 
54 i*********** <USED FOR DIGITAL LEVEL 2 BCD'S O,t,2 AND 3 IHPUTr *****'********* 
70 
ISIS-II 8080/8085 MACRO ASSEMBLER, V4.0 HAP PAGE 2 
LOC OBJ LINE SOURCE STATEMENT 
55 i 
80D9 56 BCD20t EQU OD9H jLEVEL 2 BCD'S 0 AND t PORT ADDRESS 
OODA 57 BCD22l EQU ODAH ;LEVEL 2 BCD'S 2 AND l PORT ADDRESS (INVERTED> 
OODB 58 OPT03 EQU ODBH ;CONTROL WORD PORT ADDRESS OF OPTO I/O BOARD 3 8255A 
59 ; 
60 i 
61 i*****'***llll******************** OPTO BOARD 4 ******************************** 
62 i*************** <USED FOR 2 LS ALARM BITS IF 10 ALARHS REQUIRED> ************* 
63 j 
, OOft 64 LSAUI EQU OFtH ;LS ALARM BYTE 
OOF3 65 OPT04 EQU Of3H ;CONTROL WORD PORT ADDRESS OF OPTO I/O BOARD 4 8255A 
66 ; 
67 i 
68 ;****************'****************** PWT BOARD ******************************** 
69 i 
· IOEO ?t PARK EQU OEOH iPARAKETER BUG PORT ADDRESS 
OOEl 71 STATUS EQU 6E1H ;SYSTEM STATUS DISPLAY PORT ADDRESS 
OOE2 72 PRTsa. EQU OE2H ;PORT SaECT ADDRESS 
HE3 73 PllT EQU OE3H ;PllT BOARD 8255A CONTROL WORD PORT ADDRESS 
OOE4 ?4 PCNTRO EQU OE4H ;PWT BOARD COUNTER 0 ~ATA REGISTER PORT ADDRESS 
DOES 75 PCNTR1 EQU OESH ;PllT BOARD COUNTER l DATA REGISTER PORT ADDRESS 
OOE6 76 PCNTR2 EQU OE6H ;PWT BOARD COUNTER 2 DATA REGISTER PORT ADDRESS 
IOE7 71 PCNTWD EQU OE7H ;PllT BOARD 8254 COHTROL WORD PORT ADDRESS 
OOEB 18 ONESHT EQU OEBH ;PllT BOARD ONE SHOT TRIGGER PORT ADDRESS 
19 ;SAME ADDRESS USED FOR BACKUP WATCHDOG 
81 ;ON POWER llODULE 
81 i 
82 i 
· 83 i****fff****************** MODEM 1111111f11111111111111111111111111111111111111 
84 ; 
· DOBC 85 HCNTRO EQU OBCH ;MODEM PIT COUNTER 0 
80BD 86 KCNTRt EQU OBDH ;MODEM PIT COUNTER 1 
OOBE 87 HCNTR2 EQU OBEH ;MODEM PIT COUNTER 2 
ODBF 88 KCNTWD EQU OBFH ;MODEM PIT CONTROL WORD REGISTER 
89 j 
90 i 
91 i*****lll*******fll****** AID BOARD'S ***************************************** 
92 i 
· 1083 93 ACNllDP EQU 83H ;POSITIVE AID BOARD PIT CONTROL llORD REGISTER; 
0080 94 ACTROP EQU SOH ;POSITIVE AID BOARD PIT COUNTER 0 (CONVERTED DATA> 
0081 95 ACTR1P EQU 81H ;POSITIVE A/D BOARD PIT COUNTER 1 <CONVERSION TIME> 
0082 96 ACTR2P EQU 82H ;POSITIVE AID BOARD PIT COUNTER 2 <PRESCALER> 
8093 97 ACNWDN EQU 93H ;NEGATIVE A/D BOARD PIT CONTROL WORD REGISTER; 
0090 98 ACTRON EQU 90H ;NEGATIVE A/D BOARD PIT COUNTER 0 <CONVERTED DATA> 
0091 99 ACTR1N EQU -91H ;NEGATIVE AID BOARD PIT COUNTER t <CONVERSION TIME) 
OB92 too ACTR2N EQU 92H ;NEGATIVE AID BOARD PIT COUNTER 2 (PRESCALER> 
·0084 · 101 STRCNIJ EQU 84H ;COMMON 'START CONVERSION' PORT 




~ 106 END 
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4.1 Introduction 
This chapter describes the outstation software in detail. Special 
attention is paid to those parts of the software which interface 
directly to the hardware described in Chapter 3 and to those areas 
where critical tiMing loops exist. CoMplete software listings are 
not included as the writer feels that this is unnecessary for 
this kind of thesis since the software is not the only aspect of 
the project. However~ short extracts of the prograM listings are 
given for those areas Mentioned above. 
All the software was wr:itten in INTEL 8085 AsseMbler language. 
This was chosen for three reasons:-
(i) Critical tiMing loops had to be written in AsseMbler so that 
execution tiMe could be controlled. 
Cii> Using a high level lahguage such as INTEL's PLM has a code 
space overhead which was not desirable with the liMited 
EPROM space available on the Single Board CoMputer, Extra 
EPROM cards could be installed but this was not considered 
a good idea in a sMall systeM such as this. 
(iii) Prior to COMMenceMent of the project, the writer had a good 
working knowledge of the MOTOROLA 6800 AsseMbler language 
only, and the saMe level of faMiliarity of the 8085 AsseMbler 
was sought as it is a very different Machine to the forMer. 
An INTEL MicrocoMputer DevelopMent SysteM Series II Model 230 with 
the INTEL 8085 In Circuit EMulator was used for all the software 
and hardware developMent and testing. 
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4.2 Overall concept 
-----~--~----------
The outstation software consists of a continuously looping low 
priority routine, called the BACKGROUND TASK which May be interrruptec 
by any of three higher priority interrupt routines. These are the 
RX ROUTINE, TX ROUTINE and 1 SECOND ROUTINE. These interrupt 
routines are prioritised relative to one another. The four routines 
ie three interrupt routines plus background task forM the fraMe-work 
of the overall software concept. Their functions are described 
briefly here, but these and other routines are dealt with in detail 
in the appendices. 
4.2.1 Rx routine 
This ·interrupt routine is entered when the outstation receives a 
request word froM the Master station. It checks the validity of 
the incoMing signal, and if found to be valid, deterMines which 
inforMation is required, gets this inforMation ready for transMission 
back to the Master station and issues a request-to-send to the ModeM. 
As request words froM the Master station are coMpletely asynchronous 
w~th ~ny processing in the outstation software (refer paragraph 2.2J, 
ie a request word occurs at any tiMe, the Rx routine has the highest 
priority of the three interrupt routines. 
Refer to Appendix C for a full description of the Rx routine. 
4.2.2 Tx routine 
This·interrupt routine is entered when a clear-to-send coMes back 
froM the ModeM. It clocks the reply word bits out to the ModeM at 
600 Baud as required by the coMMunications protocol described in 
paragraph t.5.1. The Tx routine has the next lowest priority froM 
the Rx routine ... · 
Refer to Appendix D for a full description of the Tx routine. 
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4.2.3 1 Second routine 
As its naMe suggests, this interrupt routine is entered at 1 second 
intervals and is initiated by a 1 Second interrupt froM the PWT 
hardware Module as described i~ paragraph 3.3 (ii), It does the 
following:-
(i) Controls the analogue-to-digital converter by reading the 
.value froM the currently selected channel, storing this value 
and selecting the next channel. Recall in paragraph 3.2 the 
analogue input paraMeters which are the daM levels in soMe 
cases (these are digital at soMe sites) and the flow rates. 
Cii) Integrates the flow rate values by calculating a running 
total <partial SUM) as discussed in paragraph 2.4.1. These 
values are binary values and are referred to as raw values 
because they require further processing to a forM suitable 
for the Master station as discussed in paragraph 2.4.2.4. 
~his is done by the Background Task. 
The 1 Second routine has the lowest priority of the three interrupt 
routines but the 1 Second interrupt is latched so the routine is 
executed as soon as either the Rx or Tx routine is finished, should 
either one have been executing when the 1 Second interrupt occurred. 
Refer paragraph 3.7.1.t<iii). Whenever the 1 Second routine is being 
executed, a flag called the SECBUSY flag is set. This is discussed 
More fully in paragraphs 4.3 and 4.4. 
Refer to Appendix F for a full description of the 1 Second routine. 
4.2.4 Background Task 
This routine converts the raw analogue values and raw integrated 
flow rate ualues obtained froM the 1 Second routine froM binary to 
BCD forMat as required by the Master station. Refer paragraph 2.4.2. 
Refer to Appendix I for a full description of the Background Task. 
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4.3 Interrupt routine interaction ---------------------------------
.Fig 4.1 illustrates all the possibilities that can occur. Lines 
1 and 2 show the relationship between the Rx and Tx routines ie a 
request froM the Master station followed by a reply froM the 
outstation. Lines 3, 5 and 7 show the 1 Second routine occurring 
either before the Rx routine, between the Rx and Tx routines or 
after the Tx .routine respectively. In these cases, there is no 
interaction between the 1 Second and the Rx or Tx routines. Lines 
4 aMd 6, however, deMonstrate how either the Rx or Tx routines 
respectively can interrupt the 1 Second routine due to their higher 
priorities. Note under norMal circuMstsnces> the Rx and Tx routines 
would never interact due to the orderly sequence of request froM 
the Master station followed by reply froM the outstation. Underlying 
all these interactions, the Background Task is being executed during 
those periods when the Rx, Tx or 1 Second routine is not. 
Fig 4.2 shows the logic required in the three interrupt routines to 
achieve the interaction just described. The following points should 
be noted:-
Ci> The SECBUSY flag <refer paragraph 4.4) which is controlled 
by the 1 Second routine is polled by the Rx and Tx routines. 
If it is set, then this Means thdt the t Second routine was 
interrupted by either of the higher priority Rx or Tx routines 
and on coMpletion of either of these, execution of the 
1 Second routine should be resuMed. Refer to Fig 4.1 lines 4 
and 6, If the SECBUSY flag is clear, then on COMpletion of 
either the Rx or Tx routines, execution of the Background Task 
is resuMed, 
Cii) If the Rx routine receives an invalid Message,. the Rx routine 
is re-enabled since no reply is sent back. If the Rx routine 
receives a valid Message, however, then ~n RTS Crequest-to-
send) is sent to the ModeM and only the Tx routine is enabled 
and not the Rx routine. The Rx routine is only re-enabled at 
the end of the Tx routine initiated by the CTS Cclear-to-
send) back froM the MOdeM as a result of the original RTS 
froM the Rx routine referred to above. This ~eans that should 
RX 






















































































































































the CTS back froM the ModeM not initiate a Tx routine due to 
a hardware fault, then the Rx routine is perManently disabled 
and that outstation is off-line since it can no longer receive 
request words froM the Master station. This May be seen as a 
fail-safe feature. 
Refer paragraph 2.2 for More details of ~he outstation/ModeM 
control. 
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4.4 IMportant flags> buffers and counters 
The naMe of the flag> buffer or counter> where applicable> is 
followed by the naMe of the software Module in which it is defined 
in brackets. Only the Most iMportant of these are listed. 




Controlled by the Initialisation routine and polled 
by the Background Task; when set 1 the Background 
Task is treated as a subroutine used to establish an 
initial MeMory iMage before the outstation replies -
this only occurs during initialisationJ when the flag 
is clear> the Background Task runs in a loop. 
·t Second interrupt in progress• flag <SECBUSY flag) 
Set at the beginning of and cleared at the end of 
the 1 Second interrupt. Polled at the end of the Rx 
and Tx routinesi if set 1 prograM execution is 
resuMed in the 1 Second routine ~ if clear 1 prograM 
execution is resuMed in the Background Task. 
Alternate second flag 
Toggled at the beginning of the t Second routine; 
if set, the 1 Second routine is executed; if clear> 
the 1 Second routine ·is alMost coMpletely bypassed. 
BCD bufTer control flag 
Toggled on each loop of the Background TaskJ when 
cleared, the Main BCD buffers for levels> flow rates 
and integrated flow ~ates are accessedJ when set, 
the Mirror BCD buffers are accessed. 









46-byte buffer which accoModates a double Message 
(ie status output request word as described in 
paragraph 1.5.J>i it has partitions at:-· 
OSAD <outstation address .. ' . ' ... c:-· ..., bytes) 
PTAD (point address ••• '.' t •••••• 7 bytes) 
FCTN <function code St t t I It I It I I I 4 bytes) 
PBlJFFO (first Message parity code 5 bytes) 
STOPO (first stop bit t I t t t It I I I I t 1 byte) 
START1 <second start bit t t If I I I I I I 1 byte) 
DATA (second Message data t I t I I I 16 bytes) 
PBLJFF1 <second Message parity code 5 bytes) 
STOP1 (second stop bit I It' t t I I I I I I 1 byte) 
TransMit buffer 
23-byte buffer for reply words1 it has partitions at: 
DATATX <Tx data ......... , ........ 16 bytes> 
PARTX <Tx parity code ,, . , , , . , , .. , 5 bytes 
STPTX <Tx stop bit , ... , ,,, ....... l byte) 
Raw analogue level buffer 
4-byte buffer for 2 X 16-bit raw binary level 
values direct froM the A/D converter, 
Raw analogue flow rate buffer 
16-byte buffer for 8 X 16-bit raw binary flow rate 
values direct froM the AID converter. 
Partial SUM buffer 
12-byte buffer for 3 X 32-bit raw binary partial 
SUMS calculated by adding the ~elected raw flow 
rate values to the current total every alternate 
second <refer ALTSEC flag above). 
Divisor buffer 
3-byte buffer containing the nuMber of flow rates 
of which each of the respective integrated flow 
rates is a function; written into by the 1 Second 
routine and read by the Backqr~und Task. 
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8-byte buffer for 2 X 5-digit BCD levels. Refer to 
Fig 4.3(a), 
BCD flow rate buffer 
16-byte buffer for B X ~-digit BCD flow rates. Refer 
to Fig 4.~<b>. 
BCD integrated flow rate buffer 
12-byte buffer for ~ X 6-digit integrated flow rates. 
Ref'er to Fig 4.3<c:>, 
Mirror buffer for BCD levels, flow rates and 
integrated flow rates 
The buffers f~r BCD levels, flow rates and 
integrated flow rates are repeated so that the 
Background Task updates one buffer while the other 
is available for reply words; this is to prevent 
the possibility of partially updated inforMation 
being sent bac:k to the Master station which could 
happen when the Rx routine interrupts the Background 
Task. The buffer that is accessed is deterMined by 
the CNTRL flag already described. 
Pac:ked Message word 
Used Mainly for 16-bit data content of reply words 
(bits 1 to 16, refer to Fig 1.5>; when so used, the 
sof'tware Module UNPACK unpacks this word MS to LS 
bit into 16 consecutive bytes starting at DATATX; 
also used by the software Module PACK which packs 
the Most significant bits of consecutive bytes in 
a direction of LS bit of MESP to MS bit of MESP+l. 
Delay loop counter 
Delay loop used to synchronize the Rx and Tx data 















































































































































































































































































































4.5 Message processing 
Fig 4.4 is a coMplete inforMation processing diagraM froM the Rx 
VFT signal froM the request word to the Tx VFT signal of the reply 
words it explains how the request word is analysed and the reply 
word is synthesised. Note that Fig 4.4 is neither a flow chart nor 
a logic diagraMJ it is a scheMatic aid in describing the inforMation 
processing in the outstation. All processing inside the boundary 
lines A-A is done with software, all processing outside these 
boundaries is done with hardware. 
To illustrate the use of this diagraM an exaMple will be worked 
through. The integrated flow rate polling sequence described in 
paragraph 1.5.3.4 (i) to (vi) will be dealt with as this is the 
Most involved sequence and will Make MaxiMUM use of the diagraM. 
The pretone of the request word froM the Master station is 1300Hz 
as Mentioned in paragraph 1.5.2Ciii)J the deModulator output goes 
high generating an Rx interrupt via two hardware inverters. After 
the pretone, the start bi1 arrives and its validity is checked by 
Rx routine <shown in a block). The status output request word is 
a double Message, so 46 bits are clocked in. The routines PCHECK 
and PARITY are used to check the parity of the double Message. PACK 
and RX check that the outstation address is correct. DECODE then 
decodes the function bits and in this case branches to the Module 
STOUT (for status output). PACK then packs the point address and the 
result is Multiplied by 4 (since 4 bytes per integrated flow rate 
are required) and adds the result to IFBASE, the base address of the 
integrated flow rate BCD buffer <refer to Fig 4.3(c)), This result 
is stored in the integrated flow rate digit pointer and is pointing 
to the, LS BCD digits of the integrated flow rate in question. STOUT 
takes the data content of the second Message and four possibilities 
are catered for ie:-
select MS BCD digits of integrated flow rate 
OR select LS BCD digits of integrated flow rate 
DR reset integrated flow rate 
OR. reset status output bits to zero <refer paragraph 1 .5.3.4 
and Fig 1.4), 






















































































































































































































































































































































































































































































































































































































































































































































































































































































































































As this is the first status output word of the polling sequence for 
the integrated flow rate in question, the MS BCD digits are required 
so that the integrated flow rate digit pointer is increMented by 2 
to point to the MS BCD digits (reTer to Fig 4.3(c)). STOUT puts the 
all-zero confirMation Message in the packed Message word MESP which 
is inverted by DECODE and then unpacked into the Tx buffer by UNPACK. 
PARITY generates the parity bits and TX clocks the Message out to 
the ModeM when the CTS coMes back to it. 
The second request word is a digital input Message as explained in 
paragraph 1 .5.~.4 (i) to <vi). The processing is the saMe up to the 
branch where DECODE decodes the function code which ~s now digital 
i~put. DIGIN interrogates bit 8 of the request word (refer to Fig 1.4 
and as it is zero in this case, the integrated flow rate branch is 
taken. The integrated flow rate digit pointer which was set up by 
the previous status output request word is used to access the 
required BCD digits of the integrated flow rate in question, in this 
case ·the MS BCD digits. The rest of the process is the saMe as 
before. 
The third request word is a status output like the first one and 
the only processing difference is that the integrated flow rate 
pointer is not increMented by 2 but left pointing at the LS BCD 
digits of the integrated flow rate. 
The fourth request word is a digital input Message like the second 
one with identical processing, but this tiMe accessing the LS BCD 
digits 01- the integrated flow rate in question. 
The fifth request word is a status output like the first one with 
identical processing except that the raw integrated flow rate is 
reset to zero. 
The sixth request word is a status output the saMe as the fifth but 
no software action is necessary as regards accessing any data since 
this is the status output card reset case which only affects the 
older TELEPACE hardware-only outstations. The software Merely 
coMplies with the existing polling sequence as Mentioned in 
paragraph 1.5.J.4 <i> to (vi>. 
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The processing for all other request words is along siMilar lines 
as described above only siMpler since each request word is a single 
Message and requires only one reply word. 
Throughout Fig 4.4, logic syMbols in the software section of the 
processing represent the logical operations which are perforeMed at 
various stages eg after the function code is packed by PACK, DECODE 
inverts the result and strips off the Most significant four bits by 
ANDing with OF and then branches either to ANIN, DIGIN or STOUT 
depending on the function code. Notice that all parts of the received 
request word are inverted except for parity as Mentioned in paragraph 
1 ,5,3, Fig 4.4 illustrates this quite concisely. 
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4.6 Utility routines 
The outstation software consists of twenty-four Modules. The Main 
four have already been described in paragraph 4.2; these forM the 
software kernel. The reMaining twenty are functional utility 
routines required by the kernel. These will now be described in 
outline. Where necessary, a More detailed treatMent is given 1n 
an appendix, to which the reader will be referred. 
4.6.1 !NIT: Initialisation routine -----------------------------------
This routine is only executed once after1-
(i) A power-up reset. 
(ii) A Manually applied reset on the pushbutton on the front plate 
of the SBC. 
(iii) A reset originating froM either the soft or hard watchdog 
tiMers (refer paragraph 2.5). 
It initialises all the hardware on the SBC, PWT, A/D and MODEM 
Modules. While it is being executed, the 'RESTART' LED on the PWT 
Module is on. Refer to Appendix J for a full description of the 
Initialisation routine. 
4.6.2 DECODE: Function code decoder routine 
--------------------------------------------
Refer to the siMplified flow chart in Fig 4.5. This routine exaMines 
the function code of the request word and calls one of the relevant 
subroutines ANIN, DIGIN or STOUT for analogue input, digital input 
or status output functions respectively; if the function code is 
none of these then it is an invalid code and the abort flag FABORT 
is set, which is interrogated by the Rx routine; if STOUT is called 
and t~e data of the second part of the double Message is invalid, 
then FABORT is also set by STOUT. <Refer to Appendix C for 
interrogation of FABORT>. 
4.6.3 ANIN: Analogue input routine 
---~-------------------------------
Refer to Fig 4.6. This routine uses the point address of the 
request word to obtain the required flow rate; this is done 
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are two bytes required for each BCD flow rate (refer to Fig 4.3(b)) 
and adding the result to FLBASE, the base address of the BCD flow 
rate buffer. Notice that the BCD buffer control flag, CNTRL, is 
interrogated, and if set, the offset discussed in Appendix I is 
added to the above result so the Mirror buffer is accessed while 
BACK is updating the FLBASE buffer and vise versa. <Refer to DBUFF 
in paragraph 4.4). The required flow rate is then transferred to 
the packed Message word MESP. 
4.6.4 DIGIN: Digital input routine 
This routine deterMines whether an alarM, level or integrated flow 
rate is requested. In the case of levels, it deterMines whether 
the levels are read froM the A/D Module or digital I/O Module 
ie analogue or digital levels by interrogating switch 8 of switch 
bank A of the PWT Module <refer paragraph 3.7.2.1>. Since levels 
require two request/reply sequences, DIGIN deterMines froM the 
point address in the request word which digits of a particular 
level are required. Refer paragraph 1.5.~.2. 
For integrated flow rates, DIGIN fetches the digits indicated by 
a digit pointer which was set up by STOUT after the status outp~t 
request word iMMediately prior to this integrated flow rate request 
word. 
Refer to Appendix K for a full description of the digital input 
routine. 
4.6.S JMPDIG: Digital input routines 
This is a suite of digital input routines, each starting on a 
sixteen byte boundary. There is one alarM input routine and two 
digital level pair input routines ie five in all. In the alarM 
routine, the six least significant bits of the alarM word are set 
to O. As Mentioned in paragraph t.S.3.1 this is essential to 
prevent Master station prograMMe stoppages; the reason for this 
is unknown. The input routine that is entered is deterMined 
in the digital input routine and the sixteen byte boundaries for 
which these input routines COMMence is the reason that the level/ 
alarM request word point address is Multiplied by sixteen in the 
digital input routine as discussed in Appendix K. 
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4.6.6 STOUT: Status output routine 
This routine either deterMines froM the point address in the status 
output request word the integrated flow rate digits to be transMitted 
following the next digital input request word, or it resets the 
indicated integrated flow rate <refer paragraph 1.5.3.4(i) to (vi) 
and 4.6.4). In both cases it prepares a confirMation reply word. 
Re~er to Appendix L for a full description of the status output 
routine. 
4.6.7 PACK: Pack routine 
This packs the MS bits of sixteen consecutive bytes into MESP 
<refer paragraph 4.4). 
4.6.8 UNPACK: Unpack routine 
This unpacks the sixteen bits in MESP (refer paragraph 4.4) into 
sixteen consecutive bytes; if the bit in MESP is '1' then the 
unpacked byte is set to FF and if the bit is '0' then the unpacked 
byte is set to 00. 
4.6.9 PARITY: Parity routine 
This routine is a software siM~lation of the parity generator 
described in Appendix B; given the sixteen data input bits, it 
generates the five parity bits. These bits are the MS bits of 
consecutive bytes in the Rx buffer STARTO <refer paragraph 4.4>. 
4.6.10 PCHECK: Parity ·check routine ------------------------------------
This routine checks the received Message's parity and indicates to 
the Rx routine whether it is correct or not. 
4.6.11 COMP16: Sixteen bit coMparison routine 
This routine checks for equality between two sixteen bit words. 
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4.6.12 DELAY: Delay routine 
----------------------------
This routine is a software delay and is used extensively in the Rx 
routine for serial data input strobing and debouncing; It is also 
used in the Tx routine for serial data output strobing. All data 
strobing is at 600 Baud. This is described fully in Appendix E. 
4.6.13 BCD: Binary-to-BCD conversion routine 
This routine is used for the conversion of the raw analogue levels, 
flow rates and integrated flow rates in the Background Task. It uses 
the LOOKUP Module (refer paragraph 4.6.14) to get the 5-byte BCD 
equivalent of each bit in the binary input word and deciMally adding 
these together to forM the BCD result. 
4.6.14 LOOKUP: BCD lookup-value Module 
------------------------------~--------
This is a data lookup-table Module used by the BCD routine in 
converting binary values to BCD (refer paragraph 4.6.13). 
4.6.15 MULT: Multiply routine 
This routine is used extensively in the Background Task for averaging 
and scaling integrated flow rates. It uses the standard 'shift and 
add' ·technique of Multiplying two binary nuMbers together. Refer to 
Appendix H for More details of its use. 
4.6.16 CALC: Calculate routine 
This routine adds two 4-byte binary nuMbers togetherJ it is used 
in calculating the partial SUMS for the integrated flow rates in 
the 1 Second routine. 
4.6.17 SHIFTR: Shift-right routine 
This routine shifts a 16-bit word one place to the right; it was 
necessary to write a routine for this because there is no 16-bit 
shift instruction for the 8-085. 
4.6.tS SHIFTL: Shift-left routine 
As for the SHIFTR routine but opposite direction shifting. 
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4.6.19 VEC: Vector Module 
This Module contains the juMp instructions to the start of TX, RX, 
tSEC and INIT. For More inforMation on the interrupt structure of 
the 8085 the reader is referred to the Manual. 
4.6.20 MAP: Map Module 
This is a list of all hardware MeMory and port Mappings and hardware 
related constants in the outstation software. Refer to paragraph 
3.12 for a listing. 
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5.1 What were the probleMs? 
The outstation prototype was tested experiMentally in a workshop 
environMent prior to field testing. Initially, it was connected 
directly to the Master station coMputer by telephone line. It was 
during this phase that Much of the specific inforMation concerning 
the Message protocol and data forMats was gleaned; also the 
unexplained stoppage of the coMputer when certain alarM word bits 
were set, as Mentioned in paragraph t.5.3.t! 
Under software eMulation it was possible to observe the resultant 
Master station teleprinter logs discussed in paragraph 1.3 as a 
function of outstation replies for the different data types. 
The A/D 8254 PIT prescaling probleMs as discussed in Appendix G 
were diagnosed and solved. It was at this point that the need for 
the PWT hardware Module becaMe obvious since it was iMpossible to 
Monitor outst~tion sof~ware perforMance without it. 
Once satisfactory operation via telephone line was achieved, 
operation via radio was tested. During this phase, Many of the 
probleMs concerning the control of the u.h.f, radio by the Master 
station <reTer paragraph 2.2) caMe to light. The extreMely 
well-ordered, tight software control necessary in the Rx routine to 
overcoMe ModeM jitter and u.h.f. receiver squelch noise evolved 
here also. 
Underlying all these probleMs and their associated solutions is the 
ever-present hardware/software interface situation. In the writer's 
experience, it is always the front-end of a systeM that causes the 
Most probleMs 1 where internal software has to interface with external 
hardware with non-deterMinistic paraMeters; the squelch noise and 
the M~deM jitter Mentioned above are perfect exaMples of this. 
Indeed, Most of the developMent tiMe was spent in sol~ing these. In 
sharp contrast to this, the internal data processing used for the 
data conversions and nuMerical integrations discussed in paragraph 
2.4 caused absolutely no probleMs at all. 
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5.2 What are the results? 
Once the prototype was fully operational, it was field tested by 
operating it is parallel with an existing TELEPACE outstation 
ie both outstations (with different addresses) reading the saMe 
transducers and using the saMe u.h.f, radio transceiver. In this 
way it was possible to eliMinate any COMMOn Malfunctions such as 
transducer failure or radio coMMunication probleMs by C-OMparing the 
teleprinter logs of the two outstations; hence prototype behaviour 
could be isolated and observed. 
Over a soak-testing period of about a Month, no Malfunction ocurredJ 
the analogue Measureands tracked very closely, in fact. There were 
the occasional coMMunication failures, but these were coMMon to 
both outstations and are usually due to radio interference. 
The writer therefore concluded that the prototype was working 
satisfactorily and that production of the units could proceed. 
5.3 What are the alternatives? 
H~uing coMpleted the project satisfactorily, the writer notes in 
hindsight that several aspects could have been done differently. 
5.3.1 Hardware alternatives 
(i) Instead of adopting a coMpletely Modular approach with 
functionally distinct SABUS Modules, a larger single-board 
dedicated outstation could be produced. The advantage o~ this 
is an iMproveMent in reliability due to the eliMination of all 
the SABUS connectors an~ the front panel interconnections. 
The obvious disadvantage is the loss of hardware flexibility. 
(ii) The CPU could be split up into two processors ie a front end 
processor and an internal processor. The front end processor 
perforMs all the teleMetry coMMunications ie ModeM control, 
radio/ModeM handshaking, receive and transMit dat~ bit 
strobing and tiMing, and checking and generating paritys the 
internal processor does all the rest which i~ decoding of 
request words, fetching requested data and internal data 
processing ie nuMeric:al integration and data conversions. 
These tw<> processors would then coMMunicate using a handshake 
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type philosophy. There would be a greater need for two 
processors in larger systeMs, however, since the tasks for 
this systeM are still Manageable by one processor. 
(iii) The TX/RX baud rate generation and tiMing could all be done 
with 8254 PIT'S instead of using software. The tiMers would 
be prograMMed to interrupt the internal processor when the 
tiMing period has elapsed; this would prevent wastage of 
processor tiMe in non-productive tiMing loops. 
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5.J.2 Software alternatives 
<i> With the exception of the Tx and Rx routines where tiMing is 
critical, the software could have been written in a high 
level language such as PL/M. When data is stored in arrays 
as was the case here, data pointers have to be Maintained 
and updated individually by the prograMMer; this tends to be 
error prone and Much debugging tiMe is used in rectifying 
errors, High level language coM~ilers, with their in-built 
array handling capability, Maintain all these pointers 
autoMatically and a~e transparent to the prograMMer. The 
disadvantage of high-level language coMpilers is that they 
generate More code than asseMblers for the saMe prograM task. 
(ii) A sMall real-tiMe operating systeM could conceivably have 
been used. This would take care of all the TX/RX tiMing, the 
int~rrupt prioritising and interaction, and all the I/O 
operations. Once written, the prograMMer would no longer 
have to interweave all these factors with the Main task 
eg the polling of the SECBUSY flag (refer paragraph 4.3> 
would no longer have to be considered in the Rx and Tx 
routinesJ the operating systeM would take care -0f this. 
5.4 What about the future? 
This thesis is open-ended because it has described a particular 
systeM within a Much broader teleMetry environMent in which there 
are Many ~pplications within the Cape Town Municipality. All the 
developMent work for this project was directly applicable to the 
Robben Island Radiation Monitor. This consists of a teleMetry 
outstation on Robben Island which Measures atMospheric radiation 
levels and transMits theM back to a Master station at Cape Town 
Civic Centre. No new hardware had to be developed for the outstation 
and only three additional hardware Modules for the Master station. 
The outstation software is alMost identical to the software 
described in this thesis, and quite a nuMber of software Modules 
were used in the Master station. 
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There are tw-0 further proposed projects:-
(i) A sMall outstation for the Sewera~e Branch of the City 
Engineer's DepartMent. The single-board approach described 
in 5.3.l(i) is envisaged here. 
(ii) A universal teleMetry systeM which will replace the GEC 2050 
Master station and another ~xisting TELKOR Master station 
for Sewerage Branch, as well as providing any future 
requireMents. One of these is the teleMetry of water pressure 
values at strategic points in the water supply networkJ this 
will enable pipe-bursts to be located More quickly than at 
present. Another is the provision of reMote control facilities 
eg the opening and closing of valves. 
The overall objective of this project is therefore to be able 
to transMit any analogue or digital value froM any point in 
the Cape Town Municipal area to a central Master station and 
to have reMote control facilities in the opposite direction. 
Having gained Much insight into the probleMs of teleMetry systeMs, 
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This section deals with the printout of inforMation on the two 
Master station teleprinters as a fun~tion of reply word inforMation 
written into the packed Message word MESP described in paragraph 
4.4. Refer to Fig 1.5 
At each outstation, the various points are consecutively nuMbered 
froM 1 upwards, in the order levels, flow rates, integrated flow 
rates and alarMs. Outputs then follow alphabetically, associated 
consecutively with the integrated flow rates. <Refer to paragraph 
1.5.3.4 where the polling sequence for an integrated flow· rate 
associates a status output point with a digital input point froM 
which the integrated flow rate is read). 
For exaMple, for an outstation with 2 levels, 4 flow rates, 
J integrated flow rates and 5 alarMs, the points would be identified 
as follows:-
1L, 2L, 3F, 4F, SF, 6F, 7I, SI, 9I, 10A, 11A, 12A, 13A, 14A, O/PA, 
O/PB, O/PC. Status outputs A,B and C are associated with integrated 
flow rates 7,8 and 9 respectively. Notice that the alarM points 
follow on in sequence froM the previous points. 
Refer to Fig t.5 for the data forMat of each type of point. 
Levels 
5-digit inverted BCD in two consecutive reply words as shown. It 
was discovered that if hexadeciMal nuMbers A to F are used in the 
BCD positions, then the Master station assigns a deciMal weighting 
to these according to their position and adds up the contribution 
o~ each digit to give a total eg 12345 transMitted gives 12.345M 
on the printout but so too does 1233FJ these two values differ in 
the last two digits but since: 
4 x 10 + 
3 x 10 + 
A-2 
5 x 1 
15 x 1 
= 45 and 
= 45 also> 
the printout is the saMe in both cases. Note that 12345 deciMal is 
NOT equal to 1233F hexadeciMal! This is a 'deciMal coded hex· 
philosophy which applies to all the digit positions. This type 
of encoding has never been encountered by the writer before. 
If the deciMal equivalent of the transMitted value exceeds 65536, 
then this is first subtracted froM the value and the printout 
•wraps around' ie: 
· PRINTOUT =VALUE - 655~6 for values greater than 65535. 
T~ere is one exception, when the value = 65535 deciMal, in which 
case question Marks are printed out. 
This behaviour is obviously related to the fact that the Master 
station is a binary Machine prograMMed to work with deciMal 
nuMbers in soMe casesJ this is indicated very strongly by the 
•wrap around' behaviour about the value of 65535 which has a 
hexadeciMal value of FFFF ie the MaxiMUM 16-bit nuMber possible. 
CThe Master station is a 16-bit Machine>. 
The use of hexadeciMal digits for the BCD values is obviously not 
recoMMended and hence the software uses BCD forMat. 
Flow rates 
3-digit BCD as shown. The saMe 'deciMal coded hex' philosophy as 
for levels applies. At the Master station, these values can be 
scaled by a Multiplier X and a divisor Y and an offset Z can be 
added to accoModate the transducer gain factor and any offset 
(a very coMMon transducer operating range is 4 to 20 MA>. 
So, 
PRINTED VALUE = RECEIVED VALUE x X/Y z. 
I~ X = Y = 1 and Z = 0 then 0 to 999 in MESP gives a corresponding 
printout of 0 to 999 ML/D. 
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Integrated flow rates ---------------------
6-digit inverted BCD in two reply words as shown. The saMe ·deciMal 
coded hex· philosophy as for levels and flow rates applies. General 
printout forMat is BCD5 BCD4 BCD3 . BCD2 ML, Note that BCD1 and 
BCDO are ignored. 
AlarMs 
----~-
The Most significant ten bits of the alarM word in MESP are used. 
Note that the least significant six bits MUST be zero as exp~ained 
in par~graph t.5.3.1. The alarMs are nuMbered froM the Most 
significant bit downwards and the nuMbering follows on froM the 
other points at ~ha~ particular outstation as Mentioned earlier. 
The sense is as follows: 
1 to 0 bit tr~nsition = ·~xxx<n+k>A FAIL' printed out 
0 to 1 bit transition = •xxxx<n+k>A OK' printed out 
where n = highest point nuMber of 
all other points so far + 1 
and k = 0 to L-1 where L is the nuMber of alarM points 
at outstation xxxx. 
Refer to Fig A1 for SaMple printouts obtained froM the Master 
station teleprinters. 
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PARITY CODE USED FOR MESSAGE INTEGRITY 
3 
--------------------------------------
The parity code used for data integrity in the Waterworks 
TeieMetry SysteM can be generated by the parity circuit shown in 
Fig Bl. The Most significant parity bit CP1> is transMitted 
iMMediately following the least significant data bit. The circuit 
i~ clocl<ed every tiMe a new data bit is presented to the input·. 
This causes the current parity code to shift one place to the right 
ie in the direction P5 to Pt. Parity bit Pl is coMpared with the 
current data bit and if different a '1' bit is shifted into the 
P5 position. The input of the P5 store is also coMpared with the P4 
store and the result clocked into the PJ store. 
The parity code May be considered as the coefficients of a 
polynoMial in the duMMY variable x. For exaMple 11010 is represented 
by the polynoMial 1 + x + x3 • The polynoMial is written low-order 
to high order because these polynoMials will be transMitted 
serially, high order first, and it is conventional to indicate 
signal flow as occurring froM left t-0 right. 
The data bits May also be considered as coefficients of a polynoMial. 
This polynoMial is Multiplied by xs by adding 5 parity bits to the 
low order end. The parity generator divides the data polynoMial by 
1 + x2 + xS leaving the reMainder in the parity stores. This reMainder 
is then transMitted iMMediately following the data. As addition and 
subtraction are identical in Modul-0 two arithMetic, the addition of 
the reMainder Makes the whole polyno~ial exactly divisable by 
1 + x2 + x 5 • 
At the receiving end the whole operation is repeated and provided 
no errors have occurred, the received polynoMial <data + parity> 







































































Note that before the Message is put through the parity generator> 
an iMaginary ·t· bit is clocked into it first. Note also that the 
stop bit plays no part in the parity generation at a~l. 
The outstation software siMulates the circuit of Fig Bl. 
This parity code gives 100% detection of all 1 and 2 bit errors and 
error bursts of up to 5 bits and better than 96Z for all other bit 
error coMbinations. 
Although this appears iMpressive at first> .the above figures can 
be deceptive. This identical parity code was initially used for 
the Robben Island Radiation Monitor project but was found to be 
inadequate. The. above project is a high security installation where 
data integrity is essential ie a radiation level alarM can initiate 
a sequence of events froM the Cape Town Civil Defence Unit. 
Over a period of 30 days with the outstation being polled at 
t second intervals 
ie JO X 24 X 60 X 60 = 2 592 000 polling sequences 
58 spurious radiation alarMS were recorded. This represents a 
failure rate of:-
<58 I 2 592 000> X 100 = 0.0022% 
which is well within the 4% failure rate iMplied by the figure of 
96% Mentioned above. 
To alleviate the probleM, the request word/reply word protocol 
was Modified to send twin Messages both ways ie a second identical 
bit streaM is appended to each Message thereby doubling its length 
· <tOO~ redundancy>. The original parity scheMe for each Message is 
still retained. If the twin Messages are not identical, the Message 
is rejected and a retry sequence is initiated. 
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The Modi~ied systeM has been running for a Month and so far, not 
one spurious alarM has ocurred. Thus a Much lower error rate has 
been achieved, but at the expense of More security bits. Before, 
if start and stop bits are excluded, the security bits occupied:-
5/21 X 100 = 23.81/. of the Message. 
Now, they occupy:-
26/42 X 100 = 61.90% of the Message 
ie More security bits than inforMation bits. 
The above solution was iMpleMented froM a practical rather than a 
theoretical standpoint because the nature of the interference 
encountered in this instance is Man-Made. The Cape Town Civil 
Defence Unit operates Many eMergency services on radio channels 
which are in soMe cases adjacent to the one used for this systeM; 
the interference that is soMetiMes caused is only occasional but 
usually produces bursts of errors which are so overwhelMing (often 
up to 15 seconds' duration> that no aMount of error correction will 
help. Generally, these effects are not readily quantifiable but are 
apt to be a Major source of errors in·systeMs in the field~ 
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APPENDIX C 
RECEIVE INTERRUPT ROUTINE <RX> 
Refer to Fig Cl for a siMplified flow chart. When the pret~ne of 
the request word froM the Master station is deModulated by the MOdeM 
in the outstation, the data output RXD of the ModeM goes low and 
generates an interrupt on the RST 6.5 input line to the CPU. This 
causes the Rx routine to be entered. The 'RX' LED is switched on, 
the •B/GRND' LED is switched off, together with the 'PRTY FAIL' in 
case it was switched on due to a parity error froM a previous pass 
of the Rx routine <see later>. On entering the Rx routine, a 
debounce period of approxiMately 3 MS is inserted due to jitter on 
the RXD output of the MOdeMJ J MS was deterMined by observation as 
being of sufficient duration to allow all jitter to settle. After 
the debounce period has elapsed, the SID (Serial Input Data) line 
of the CPU is read again; if it is still high ie the pretone is 
still on the line, then this is taken as a valid entry into the Rx 
routineJ if it is low, then it is assuMed that noise on the RX VFT 
input to the ModeM caused a glitch on the RXD line and the Rx routine 
is aborted. 
For a ualid pretone the Rx routine then waits until the SID line 
goes low. This negatiue edge is used as a tiMing reference point 
to which the saMpling of the ModeM RXD line is synchronised. The 
Rx routine then waits a further half bit tiMe and then saMples the 
line again; if it has gone high, then the start bit is invalid and 
the Rx routine is aborted; if it is still low then the incoMing 
request word has passed the initial screening process and the byte 
STARTO of the receive buffer is set to 0 <refer paragraph 4.4), The 
following 22 bits of the request word are then clocked into the 
receive buffer, each bit being saMpled in the Middle. 
After receiving 2J bits, the outstation address content of the 
request word is coMpared with the outstation address as set up on 
bits 0 to 4 of switch bank A on the PWT Module <refer paragraph 
J.7.2.1). If they are not the saMe, then the request word is not 






















































































<parity has not been checked yet) and the Rx routine is aborted. 
If the outstation address is. correct then the function code is 
checked to see if it is a status output request word, in which 
case a 46 bit double request word is being transMitted and the Rx 
routine Must resynchronise on the second start bit and receive the 
next 23 bits. A flag FDBMES, the double Message flag, is used to 
control this process. 
On receiving the request word, the state of FDBMES deterMines 
whether the parity of a single or double Message is checked by the 
routine PCHECK, which sets the parity fail flag FPFAIL if there is 
a parity error. If this happens,· the 'PRTY FAIL' LED is switched 
on and FPFAIL is reset. If the parity is correct, then the request 
word is decoded by the routine DECODE which checks the validity of 
the function code and puts the required data in the transMit buffer 
bytes DArATX ready for parity generation (refer paragraph 4.4), If 
DECODE finds that the function code is invalid, then it sets an 
abort flag, FABORT, which the Rx routine then resets and aborts 
itself, 
Having passed all the tests, the 'RX VAL' LED is switched on and 
the start and stop bits are written to the transMit buffer bytes 
STRTX and STPTX <refer paragraph 4.4>. The parity bits are then 
appended to the data bits by the routine PARITY <reMeMber that the 
start bit plays a part in the parity generation <refer paragraph 
1.5.J)) and the whole 23-bit reply word is then inverted fo~ 
correct logic polarity. 
A request-to-send, RTS, signal is then sent to the MOdeM. The RTS/ 
CTS tiMing of the ModeM is illustrated by the tiMing diagraM on 
Fig 3.3. 
T~e double Message flag, FDBMES, is then reset; the interrupt 
enabling logic is explained in paragraph 4.3 with reference to 
Fi~ 4.2. The Rx routine then waits for the SID line to go low again 
and after a debounce period of approxiMately 40 Ms, the 'RX' LED 
is switched off, and the SECBUSY flag (refer paragraph 4.4) is 
polled. Again, the interrupt logic has been fully described in 
paragraph 4.4, And the Rx routine then returns either to the 
1 Second rou~ine or the Background Task. 
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Note that the 40Ms debounce period is actually as long as a single 
Message which is 
23 X t.67Ms = 38.33Ms long. 
The reason for this is as follows:-
At the end of. a Master station transMission its u.h.f. radio 
transMitter is switched off, At the outstation> its u.h.f receiver 
detects loss of carrier ~nd its squelch circuit Mutes the audio 
output aMplifier. However, this Muting is not instantaneous so a 
short burst of white noise is let through to the outstation ModeM 
deModulator. Since white noise contains all frequency coMponents 
across the entire audio spectruM, the ModeM deModulator atteMpts 
to deModulate it when a frequency coMponent within its passband 
occurs. This will occur quite randoMly since white noise is 
coMpletely randoM <it has a Gaussian probabilty density function>, 
and so the RXD line of the MOdeM jitters for the duration of the 
~hite noise burst. By observation, this burst can be up to 20 or 
30 MS ~nd is at its longest when the request word coMes via a 
repeater as Mentioned in paragraph 1.3. This is so because two 
squelch bursts occur in this case ie one in the receiver at the 
repeater and one in the outstation receiver. Thus, a 40 MS debounce 
period allows a safety Margin of 10 MS or so. Without this debounce~ 
period, the squelch burst would cause the Rx routine to be 
spuriously re-entered iMMediately after it has been re-enabled. 
Note that the routine DELAY (described in paragraph 4.6.12> and 
NOP instructions are used to achieve the 3Ms and 40Ms debounce 
periods and the synchronising of the input saMpling to the Middle 
of the start bit and thereafter at the required 1.67 MS saMpling 
interval for the 600 Baud channel. This is explained fully in 
Appendix E. 
If the 'PRTY FAIL' or 'RX VAL' LED's were switched on during the Rx 
routine, the Rx routine does not switch theM off on coMpletion. The 
'PRTY FAIL' LED is switched off at the beginning of the next pass 
of the Rx routine, while the 'RX VAL' LED is switched off at the 
start of the Tx routine <refer Appendix D>. 
The 'B/GRND' LED, which was switched off at the beginning of the 
Rx routine is not switched on at the endJ this is left to the· 
Backgro~nd Task <refer Appendix I>. 
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APPENDIX D 
TRANSMIT INTERRUPT ROUTINE <TX> -------------------------------
Refer to the siMplified flow chart of Fig D1, This routine is 
initiated by the clear-to-send line back froM the ModeM <refer 
paragraph 4.2.2) generating an interrupt on the RST 5.5 line of the 
CPU. It first switches on the 'TX' LED and switches off the 'RX VAL' 
and 'B/GRND' LED's, The 23 bits which were put into the Tx buffer 
by the Rx routine are then clocked out to the Tx Data <TXD> line of 
the ModeM. The 600 Baud tiMing is achieved in Much the saMe way as 
in the Rx routine, using the DELAY routine and NOP instructions. 
This is explained in Appendix E. When all 23 bits have been clocked 
out, the Tx routine switches the 'TX' LED off and polls the SECBUSY 
flag Cre¥er paragraph 4.4). The logic which follows concerning the 
re-enabling of interrupts has been described in full in paragraph 
4.3 with reference to Fig 4.2. 
Notice that as in the Rx routine, the •B/GRND' LED is not switched 






SWITCH ON "TX" LED, 
S'WITCH OFF "RX VAL" 
AND "B/GRND" LED'S 
CLOCK OUT 
TX BUFFER 
AT 600 Bd 
Y/N 
REFER PARAGRAPH 4.2 





In a few instances in the software, it is iMportant that execution 
tiMe is controlled. This is done by deterMining the nuMber of CPU 
clock cycles used in the instruction sequence. 
For this systeM, the clock frequency is:-
ft = ~.072 MHz 
Therefore, the tiMe duration of a clock cycle is given by:-
Tc = 1/3.072 Microseconds 
= 325.521 nanoseconds 
In the prograM listings which follow, the nuMbers in parentheses 
next to the op-codes indicate the nuMber of 8085 clock cycles used 
for th~t instruction; these are obtained froM the 8080/8085 
ASSEMBLY LANGUAGE PROGRAMMING MANUAL. Note that tw-0 nuMbers are 
shown next to a juMp instructionJ the larger of the two indicates 
the nuMber of clock cycles when the juMp is executed and the 
sMaller nuMber when it is not. 
Refer to Fig El where the DELAY routine referred to in paragraph 
4.6.12 is listed. DELAY is called as a subroutine and its execution 
tiMe is controlled by a 16-bit paraMet~r p~ssed in the BC register 
pair. It decreMents this register until it reaches zero, wherupon 
DELAY returns to the calling routine. 
While the BC register pair is being decreMented, the 
prograM loop 
is lines 15 to tB. The clock cycles for one pass of the 
loop May 
be deterMine<:J as follows:-
Line 15 b clock cycles 
II 16 4 
It II 
.. 17 4 II II 
II 18 (executed) 10 
It It 
---------------TOTAL 24 clock cycles ---------------







DCX < 6) B 
MOV ( 4) A,B 
ORA < 4) C 
;EXECUTE DELAY 
JNZC7/10) DELAY 
RET <1 O.) ;RETURN AT END OF DELAY 
FIG El : DELAY ROUTINE PROGRAM LISTING 
===================================== 
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Note that line 18 takes 10 and not 7 instructions since it is 
executed when the BC register pair is not zero. In the last pass of 
the loop however, BC has reached zero, so line 18 is not executed. 







18 <not executed) 
19 
TOTAL· 
6 clock cycles 
4 II II 
4 It II 
7 II II 
10 II II 
---------------31 clock cycles ---------------
The execution tiMe of the last pass is therefore 31 Tc ns. 
If N is the value of the paraMeter passed to DELAY, then N-1 loops 
are executed when the paraMeter is not zero and 1 last pass, when 
it reaches zero. The total execution tiMe, TD<N>, as a function of 
N is therefore given by1-
TD<N> = (24(N - 1) + 31)Tc ns 
= <24N + 7>Tc ns. 
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1. Rx routine 
-----~-------
Refer to Fig E2 where selected portions of the Rx routine prograM 
listing are given. 
Lines 55 to 57 are a software debounce. The clock cycles are:-
Line 55 10 clock cycles 
II 56 18 II· II 
DELAY routine = {(24 X 372> + 7) = 8935 II ·" <Note 1) 
It 57 4 II II 
TOTAL 8967 clock cycles 
Note 1: N = DEBNCl = 174 hexadeciMal = 372 deciMal. 
The execution tiMe of this debounce is therefore:-
Ta = 8967 X Tc 
= 8967 X 325.521 ns 
= 2.919 MS, 
ie Ta is 3 MS approxiMately. 
Lines 64 to 74 are a half bit tiMe delay. The clock cycles are:-
Line 64 10 clock cycles 
" 65 18 It II 
DELAY routine = {(24 x 104) + 7) = 2503 It ti <Note 
It 66 to 74 9 x 4 = 36 
----------------~ TOTAL 2567 clock cycles 
-----------------
Note 2: N = DLYHLF = 68 hexadeciMal = 104 deciMal. 
The execution tiMe of this half bit tiMe delay is therefore:-
Tb = 2567 X Tc 
= 2567 X 325.521 ns 
= 0.835 MS 
2) . 











































































EQU 68H ·HALF BIT DEtAY FACTOR 
EQU OCFH ;1 BIT DELAY FACTOR 
EQU 174H ;DEBOUNCE DELAY <1> 
EQU 1300H ;DEBOUNCE DELAY (2) 
LXI ( 1 0) B EDEBNC1 T t ;3 MILLISECOND DEBOUNCE CALL (18) D LAY a 
RIM ( 4) ;IS SID STILL HIGH? 
RAL 




;WAIT FOR START BIT 
· HEl~E YET? 
WAIT ~NO, KEEP.WAITING 
LXI <10> 
CALL < 18) 
NOP < 4) 
NOP ( 4> 
NOP < 4 > 
NOP < 4) 




NOP < 4) 
NOP ( 4) 
NOP < 4 > 
NOP ( 4 > 
RIM < 4) 
NOP < 4) 
NOP < 4> 
NOP ( 4) 
NOP ( 4 > 
NOP ( 4 > 
NOP < 4) 
NOP ( 4) 
NOP < 4 > 
NOP ( 4) 
NOP < 4> 
NOP ( 4) 
NOP < 4 > 
NOP ( 4> 
NOP < 4 > 
NOP < 4) 
NOP C 4) 
RLC ( 4) 
JC < 7110) ABORT 
MVI (10) M,OOH 
INX < 6) H 
MVI ( 7) AA.22D 
STA C13) CuUNT 
LXI (10) B~DLYA 
CALL (18) Dt.LAY 
RIM < 4) 
NOP < 4 > 
NOP < 4) 
NOP ( 4) 
NOP < 4 > 
NOP < 4) 
· NOP ( 4) 
NOP ( 4) 
NOP < 4) 
NOP < 4) 
NOP < 4> 
NOP ( 4) 
NOP ( 4) 
NOP < 4 > 
NOP C 4) 
MOV , ( -7) 
INX ( 6) 
LDA C13) 








j ; IS START EIIT STILL 
- ; DELAY TR IMMING 
LOW? 
;TERMINATE INT ROUTINE IF NOT 
?~&IN~T~~TN~*fEBYT~ IN BYTE BUFFER 
~INITIALISE BYTE COUNT 
;1 BIT TIME DELAY tOOP 
·READ INPUT 
- ~DELAY TR IMMING 
Te 
I ; STORE INPUT IN BYTE BUFFER ;POINT TO NEXT POSITION IN BYTE BUFFER · ;DECREMENT BIT COUNT ;GOT ALL BITS? IF NOT, READ NEXT BIT 
RIM JWAIT FOR SID TO GO LOW AGAIN 
RLC JC HI _ 
LX I < 10 > B ~DEBNC2 T f ; 40 MILLISECOND DEBOUNCE 
CALL < 18) Dt.LAY _f_ 
FIG E2: RX ROUTINE SOFTWARE TIMING 
================================== 
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Lines 75 to 99 are a full bit tiMe delay. The clock cycles are:-
Line 75 to 91 17 x 4 68 clock cycles 
II 92 <not executed) 7 II II 
II 93 10 II II 
.. 94 6 II II 
II 95 7 II II 
It 96 13 II II 
II 97 10 II II 
II 98 18 II II 
DELAY routine = ( ( 24 x 207) + 7) = 4975 II II <Note 
II 99 4 •• .. 
---------------~-TOTAL 5118 clock cycles 
Note J: N = DLYA =CF hexadeciMal = 207 deciMal. 
The execution tiMe of this full bit tiMe delay is therefore:-
Td = 5118 X Tc 
= 5118 X 325.521 ns 
= 1.666 MS 
<= a bit tiMe at 600 Baud) 
3) 
Lines 100 to 118i then back to 96 and then to 99 are a full bit 
tiMe delay loop. The clock cycles are:-
Line 100 to 113 14 x 4 56 clock cycles 
II 114 7 II II 
.. 115 6 II II 
II 116 13 II u 
It 117 4 It II 
.. 118 <executed) 10 ... II 
II 96 13 II II 
" 97 10 II .. 
II 98 18 II " 
DELAY routine = (( 24 x 207) + 7) .... 4975 " II <Note 3) 
II 99 4 II II 
-------------~---TOTAL 5116 clock cycles 
-----------------
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The execution tiMe of this full bit tiMe delay loop is therefore:-
Te== 5116 X Tc 
= 5116 X 325.521 ns 
= 1 ,665 MS 
<= a bit ~iMe at 600 Baud) 
Lines 206 and 207 are a software debounce. The clock cycles are:-· 
Line 206 1 0 clock cycles 
II 207 18 II II 
DELAY routine = c (24 x 4864) + 7) = 116743 II II -------------------TOTAL 116771 clock cycles 
------------------~ 
Note 4: N = DEBNC2 = 1300 hexadeciMal = 4864 deci11al. 
The execution tiMe of this debounce is therefore:-
Tf" = 116771 X Tc 
= 116771 X 325.521 ns 
= 38,011 MS, 
ie Tf is 40 MS approxiMately. 
<Note 4) 
The following should be related to the discussion in Appendix C:-
(i) Ta is the debounce period used to a~oid jitter on the RXD 
output of" the ModeM when the Rx routine is entered. 
Cii) Tb is the half bit tiMe delay used to synchronise the input 
data strobing to the centre of" the start bit. 
(iii) Td is the full bit tiMe delay used to clock in the first data 
·bit after the start bit. 
Ciu) Te is the full bit tiMe delay loop which is used to clock in 
the subsequent 21 bits. 
Cu> Tf is the debounce period used to avoid the jitter on the 
RXD output of the ModeM caused by the burst of white n-0ise 
f"roM the outstation u.h.f. radio receiver squelch. 
Note that the two debounce periods Ta and Tf are not critical as 
long as they are of sufficient duration to avoid the RXD output 
jitter in each case. 
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However, periods Tb, Td and Te are critical since they ~ffect the 
data input strobing at the CPU SID line which Must be at exactly 
600 Baud. In these cases, the paraMeter N passed to the DELAY 
routine is the coarse control and the NOP instructions provide the 
fine tuning needed to triM these periods exactly. 
Notice the overlapping of lines 96 to 99 in the periods Td and Te. 
Once Td has been triMMed then Te can subsequently be fine tuned. 
Poll loop WAIT Clines 61 to 63) defines the start bit edge 
synchronisa~ion to which all subsequent input data strobing is 
referenced. Poll loop HI Clines 203 to 205) detects the end of the 
VFT signal after the stop bit (in the absence of a VFT signal the 
SID line of the CPU is low>. 
With reference to Fig 1.3 the Rx routine tiMing May be suMMed up 
as follows:-
<i> When there is no VFT signal, the SID line of the CPU is low. 
Cii> When the pretone is received it generates an RST 6.5 
interrupt'and the SID line goes high; the Rx routine is 
entered. 
(iii> After debounce period Ta, the SID line is checked to confirM 
that it is still high; if not the Rx routine is aborted. 
Ciu) Poll loop WAIT waits for the negative ~oing start bit edge at 
the SID lineJ when it arrives, synchronisation h~s been 
achieved. 
(u) After half bit period Tb, the Middle of the start bit is 
saMpled and it is checked to con~irM that it is low; if not, 
the Rx routine is aborted. 
Cui> After full bit period Td, the first data bit of the Message 
is clocked in. 
<~ii> The reMaining 21 bits of the Message are clocked in using 
21 passes of the period Te. 
<viii) After the stop bit has been clocked in, POLL loop HI waits 
for the VFT signal to cease. 
(ix) After debounce period Tf the Rx routine is exitted. 
! 
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Steps (i) to <ix> deMonstrate a very tightly controlled tiMing 
sequence which is necessary for successful reception of a Message. 
This describes all the Rx routine tiMing. 
2. Tx routine data output strobing 
---------------------~------------
Refer to Fig E3 where a portion of the Tx routine prograM listing 
is gitJen. 
Lines 42 to 52, then back to 38 and then to 41 are a full bit tiMe 
delay. The clock cycles are:-
Line 42 13 clock cycles 
II 43 
II 44 















49 to 51 
52 
38 to 40 
41 
3 x 4 = 12 
10 
3 x 7 = 21 
4 
II II 










TOTAL 5117 clock cycles 
Note 5: N = DLY =DO hexadeciMal = 208 deciMal. 
<Note 5) 
The execution tiMe of thi9 full bit tiMe delay is therefore:-
Tg = 5117 X Tc 
= 5117 X 325.521 ns 
= 1,666 MS 
·<= a bit tiMe at 600 Baud) 
Note that the Tx routine tiMing is very straight forward coMpared · 
with the Rx routine tiMing since it Merely strobes the data out to 
the SOD line of the CPU to the TXD input of the ModeM at 600 Baud. 
L.~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ 
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7 DLY EQU ODOH ; 1 BIT DELAY FACTOR 
38 NXTBIT: MOV ( 7) A M 1·GET BYTE :59 ORI ( 7) oiooooooB tMAKE SURE SDE=1 
40 ANI ( 7) 11100111B ;MAKE SURE MSE=O 
41 SIM ( 4) ·OUTPUT MS BIT 
; 42 LDA (13) COUNT • fDECREMENT BIT COUNT 
43 DCR ( 4) A 
44 STA (13) COUNT 
45 JZC7/10) NEXT ~ ;JUMP OUT IF MESSAGE FINISHED 
46 INX < 6) H l ;INCREMENT BYTE POINTER 
47 LXI ( 1 0) BEDLY ;WAIT 1 BIT TIME 
48 CALL(18) D LAY 
49 NOP ( 4) ;DELAY TRIMMING 
50 NOP ( 4) 
51 NOP ( 4) 
- C::':) JMP ( 10) NXTBIT ;OUTPUT NEXT BIT _;;Jr.;;. 
53 NEXT: 
FIG E3i TX ROUTINE OUTPUT DATA STROBING ======================================= 
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APPENDIX F 
1 SECOND INTERRUPT ROUTINE <SEC> 
--------------------------------
Refer to the siMplified flow chart of Fig Ft. This routine is 
initiated by a once-a-second clock pulse froM the PWT Module on 
the RST 7.5 interrupt input of the CPU <refer paragraph 3.3Cii)), 
Notice that unlike the Rx and Tx interrupt routines, the 1 Second 
interrupt routine is latched, so if it cannot be serviced 
iMMediately, it will not be lost <refer paragraph 3.7.1.l<iii)), 
For further details of the latched nature of the RST 7.5 interrupt, 
the reader should consult the 8085 Manual. 
On entering the 1 Second routine, the SECBUSY flag <refer paragraph 
4.4) is set; as explained in the Rx and Tx routines, this flag 
controls the exit path of these routines <refer paragraph 4.3(i)), 
The '1SEC' LED is toggled and the 'B/GRND' LED is switched off. 
The Rx and Tx routines are re-enabled since they have higher 
priority (refer paragraph 4.3), The alternate second flag, ALTSEC 
<refer paragraph 4.4> is polled and if set, execution of the rest 
of SEC proceeds, otherwise Most of the routine is bypassed. 
The logic which follows now, concerning the selection of either 
positive or negative A/D Module values, is identical to when the 
initial MeMory iMage was established in the INIT routine as 
explained in Appendix J. The essential difference here is that 
only one analogue channel is saMpled every alternate second 
ie once every two seconds 1 whereas in the INIT routine 1 all the 
channels are saMpled and· stored. 
The reason for alternate second saMpling is as follows:-
It takes exactly one second t-0 perforM an AID conversion as 
explained in Appendix G1 but because OT its lower priority 1 if an 
Rx or Tx routine is being executed when a 1 Second interrupt occurs 1 
then it is not serviced until the end of that routine and so the 
initialisation of an AID conversion could be delayed soMewhat; 
worst case would be when the 1 Second interrupt occurs at the 
beginning of an Rx interrupt routine when a double Message request 
("\ 
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word is being received froM the Master station (ie 93 MS as shown 
in Fig 1.J and explained in paragraph 1.5.2<v>>. The identical 
polling of the MS bit of the control register of the PIT on the 
AID is used, as is explained in Appendix G, so this would Mean that 
since the 1 Second routine has been delayed by 9J MS then the poll 
loop would run for 9J MS ie alMost a tenth of a second. This would 
be an unnecessary waste of processor tiMe> so if alternate second 
A/D conversion is don~, then the conversion is guarenteed to be 
coMplete by the tiMe the poll loop is encountered. 
Each tiMe an AID conversion is coMpleted, the raw value analogue 
storage pointer and the channel counter are increMented and if all 
ten channels haue been saMpled, the analogue storage pointer is 
re-initialised back to the beginning of the raw analogue level 
b uf'fer RAWALV <refer paragraph 4, 4 > and the channel counter is 
wrapped around to select the first analogue channel for the next 
conversion. The positive and negative AID counters are then 
re-initialised, the current analogue channel selected and both 
positive and negative conversions initiated together as explained 
in Appendix J. 
The next logical block deals with the calculation of the raw 
integrated flow rates. Associated with each integrated flow rate 
is an·integrated ¥low rate paraMeter bytes there are up to three 
integrated flow rates in the outstation, each one of which can be 
the average of any selection of 1 to 8 of the flow rates <refer 
paragraph 3.2>. This selection of the flow rates is deterMined by 
which bits in the paraMeter byte of the integrated flow rate in 
question are set; t~ese bits are read froM switch banks B, C and 
D of the PWT board for integrated flow rates 1 to 3 respectively. 
For exaMple> if integrated flow rate 2 is the average of the 
integrals of flow rates 2, 3, 6 and 8 then switches 2, 3, 6 and 8 
on switch bank C of the PWT board Must be ON <refer paragraph 
3.7.2.1>. The software adds together the flow rates 2, 3, 6 and 8 
to the partial suM and counts the nuMber of bits in the paraMeter 
bug (in this case four> and writes this to the divisor buffer for 
the integrated flow rate in question <refer paragraph 4.4>. This 
divisor is used by the Background Task in calculating the average 
of the integrals of the flow rates in question (refer Appendix I>. 
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So in this case:-
INTEGRATED FLOW RATE 2 = 
1/4 l J FLOW RATE 2 + I FLOW RATE 3 + s FLOW RATE 6 + s FLOW RATE 8) 
The partial suM for each integrated flow rate is the suM of the 
tiMe integrals of the flow rates selected by the corresponding 
paraMeter byte, froM the last integrated flow reset to the present 
tiMeJ this was dicussed in paragraph 2.4.1. This partial suM is 
therefore Monotonically increasing in tiMe and is updated every 
two seconds. For a fuller treatMent of the integrated flow rate 
philosophy refer. to Appendix H. This SUMMation is an on-going 
process which is usually reset once in 24 hours. This process is 
done for each of the three integrated flow rates, calculating 
three partial suMs. 
What follows on froM-here happens every second; the watchdog tiMer 
one-shots on the PWT and PWR Modules are triggered, the alternate 
second flag ALTSEC is toggled, the SECBUSY flag <refer paragraph 
4.4> is cleared since the 1 Second routine is nearly finished, and 
the t Second routine itself is re-enabled. 
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APPENDIX G 
CONTROL OF 8254 PIT'S WITH PRESCALED CLOCK INPUTS 
The 8254 PIT consists of three tiMer Modules which May be used in a 
variety of ways. On the PWT and A/D Modules, only the binary Modes 
O, 1 and 2 are of interest, The reader is referred to the 8254 Manual 
for the other Modes. 
It is iMportant to note the consequences of cascading two of these 
counters as shown in Fig Gt, where co~nters A and Bare cascaded. 
Let the input frequency to counter A at CLKA be fl, If counter A is 
initialised with a count M and operated in Mode 2 ie a divider, the 
frequency at OUTA is ft/M. 
Suppose that counter B has its CLKB input connected to OUTA and is 
operated in Mode 1 ie a retriggerable one shot Multivibrator. If 
it is initialised with a count of N and is triggered at its GATEB 
input, its output OUTB does not go low until the first pulse 
arrives at its CLKB input. This behaviour is due to its synchronous 
nature and has a very significant effect as follows:-
Counter A divides the frequency fl by M, so up to M cycles can 
elapse at its input CLKA before a pulse arrives at its output to 
trigger counter B. The tiMing diagraM on Fig Gl illustrates this. 
Counter A therefore prescales the fl signal for co~nter B and 
caus~s this delay of up to M cycles a~ CLKA between the CLKB 
trigger and the OUTB response. 
In the absence of any further trigger signals at the GATEB input, 
OUTB stays low for 
M X N clock cycles = <M X N)/fl seconds. 
This is.how the A/D converter works, where M and N are chosen 
so that 





































































































































This 1 second period is used to gate pulses through to a third 
counter. 
If, however, counter B is triggered before it has expired, then 
this output reMains low and will continue to do so provided it is 
triggered often enough. This is how the PWT soft watchdog works 
where 
<M X N)/ft = 1.5 seconds approxiMately 
and counter Bis triggered every second froM a third counter. 
The status of OUTB can be deterMined by polling the MS bit of the 
control register o~ counter B; when it is 1, OUTB is high and 
vise versa. The software safe-guards which follow are based on this. 
For both the A/D and PWT Modules, 
fl = 3.072 MHz 
froM the SABUS systeM clock. M and N are chosen as described below. 
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1. PWT Module initialisation 
----------------------------
Fig G2 is Made up of selected portions of the prograM listing of 
the Initialisation routine. Lines 148 to 165 load counters O, 1 
and 2 of the 8254 PIT. On the PWT Module counter 0 is the prescaler 
for counters 1 and 2. 
Counter 1 generates the 1 Second interrupt. For this pair, therefore 
M = FF7D hexadeciMal - 65405 deciMal <lines 150 ~nd 152> 
and N = 2F hexadeciMal = 47 deciMal <lines 156 and 158). 
<M X N)/ft = (65405 X 47)/3.072 MHz= t.000662435 seconds. 
During in-circuit eMulation, M ~nd N were triMMed to get as close 
as possible to 1 second exactly. 
Counter 2 is the soft watchdog and is initialised to give a tiMe-out 
period of approxiMately t.5 seconds Clines 160 to 165). This is not 
at all critical, as long as it is greater than 1 second since it is 
triggered by counter 1 every second. 
Refer paragraph 3.7.1.2<iv) for further details. 
On line 166, counter 2 is triggered by an output-write instruction. 
As explained above, it does not respond iMMediately since its input 
is prescaled. Therefore, the poll loop POLL (lines 167 to 171) is 
executed where the MS bit of counter 2's control register is 
interrogated. As soon as this bit goes low, the prograM juMps out 
of the poll loop. 
Lines 172 and 173 initialise the 82SSA as described in Appendix J 
and since counter 2 has gone low, it is safe to enable its output 
through to the RESET IN line of the SABUS by bit 2 of the C port of 
the 8255A. 
Refer to Fig 3.4 for the interconnection of the three counters and 
the enabling of the soft watchdog tiMer. 
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148 MVI A000110100B 
;SELECT COUNTER 0 DOUBLE BYTE 
149 OUT L W PCNTWD ·MODE 2 BINARY CONTROL BYTE 
150 MVI A 7DH tLOAD COUNTER 0 WITH FINE COUNT 
151 OUT LOW PCNTRO 
152 MVI A OFFH 
15~ OUT LOW PCNTRO 
154 MVI A00t110100B 
;SELECT COUNTER 1 DOUBLE BYTE 
155 OUT L W PCNTWD ;MODE 2 BINARY CONTROL BYTE 
156 MVI A 2FH ·LOAD COUNTER 1 WITH COARSE COUNT 
157 OUT LOW PCNTR1 ~FINE X COARSE +/- 1500 MILLISECONDS 
158 MVI A 0 
159 OUT LOW PCNTR1 
160 MVI A0
t0110010B ;SELECT COUNTER 2 DOUBLE BYTE 
161 OUT L W PCNTWD ·MODE 1 BINARY CONTROL BYTE 
162 MVI A 150D tLOAD COUNTER 2 WITH+/- 1.5 SEC 
16~ OUT LOW PCNTR2 ;1-SHOT TIME 
164 MVI A 0 
165 OUT LOW PCNTR2 
166 OUT LOW ONESHT ;KICK COUNTER 2 AND POWER MODULE 
167 POLL: MVI A011101000B 
;AND POWER MODULE 1-SHOT 
;POLL ONE-SHOT STATUS 
168 OUT L W PCNTWD 
169 IN LOW PCNTR2 
170 RAL 
171 JC POLL 
172 MVI A,90H ;INITIALISE 8255A WHEN ONE-SHOT •O/P GOES LOW 
17~ OUT LOW PWT ;A-PORT I/P, B-PORT O/P, C-PORT 
O/P 
176 MVI AOOOOOOOOOB ;SELECT LS PARAMETER BUG (•PORT A') 
177 OUT L W PRTSEL · ;AND ENABLE 8254 SYSTEM RESET ONE-SHOT 
FIG G2: PWT MODULE INITIALISATION 
================================= 
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2. EstablishMent of initial MeMory iMage ----------------------------------------
Fig G3 is Made up of selected portions of the prograM listing of 
the Initialisation routine. Lines. 83 to 100 load counters O, 1 
and 2 of the 8254 PIT. On the A/D Module counter 2 is the prescaler 
for counters 0 and 1. Counter 1 is used to generate a 1 second 
window which is used to gate pulses froM the voltage-to-frequency 
converter through to counter O. 
For counter 2, 
M = FF5F hexadeciMa~ = 65375 deciMal Clines 97 and 99> 
and for counter 1 1 
N = 2F hexadeciMal = 47 deciMal (lines 91 and 9J). 
ThereTore 
<M X N)/fl = (65375 X 47)/J.072 MHz= 1.000203451 seconds. 
which is very cl~se to 1 second~ this was triMMed while testing 
the software on the in-circuit eMulator. 
Refer paragraph 3.8.1.2Ciii) for fur~her details. 
The negative AID board is initialised identically but is not shown 
here. 
The initial MeMory iMage Must now be established as follows:-
Line 204 initialises the raw analogue value pointer to RAWALV, 
descPibed in paragraph 4.4. Line 205 initialises the channel 
counter. Line 206 triggers the soft and hard watchdog tiMers. The 
reason for this is about to becoMe apparent. Lines 207 to 211 
initialise both positive and negative A/D board counters <where 
applicable>. Lines 212 to 214 select the current analogue input 
channel via the analogue Multiplexer on the AID Module and start 
an A/D conversion. A two stage polling sequence then follows:-
POLLl i• a poll loop Clines 21~ to 219> which waits for counter 
1 to respond. When it has responded, POLL2 is entered Clines 220 
to 224) which waits for counter 1 to tiMe-out. Because counter .1 
is prograMMed for the one-second window period ~entioned above, 
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204 LXI H>RAWALV ·POINT TO START OF 
~RAW ANALOGUE VALUE TABLE 
205 MVI c 0 ~INITIALISE CHANNEL COUNTER 
206 NXTVAL: OUT LOW ONESHT ;KICK WATCHDOG TIMERS ON PWT 
·AND POWER MODULES 
207 MVI A OFFH · !INITIALISE ANALOGUE CONVERSION CO UN TE 
208 OUT L6W ACTROP ;POSITIVE A/D BOARD 
209 OUT LOW ACTROP 
210 OUT LOW ACTRON ;NEGATIVE AID BOARD <REGARDLESS) 
211 OUT LOW ACTRON 
: 212 MOV A C ;SELECT CURRENT CHANNEL 
213 OUT LOW CHNSEL 
214 OUT LOW STRCNV ·START CONVERSION 
215 POLL1: MVI A011100100B ~WAIT FOR l SHOT TO GO LOW 216 OUT L W ACNWDP !DUE TO SLOW PRE-SCALED CLOCK 
217 IN LOW ACTRlP ;AND NULL COUNTS 
218 RAL 
219 JC POLL1 ·IF STILL HIGH THEN WAIT 
220 POLL2~ MVI A01t100100B ~IS CONVERSION COMPLETE? 221 OUT L W ACNWDP . ~IE GET STATUS OF COUNTERS 1 ~ 0 
222 IN LOW ACTR1P tHAS CONVERSION TIME ELAPSED <1 SHOT>? 
·. 223 RAL 
224 JNC POLL2 ;WAIT UNTIL CONVERSION COMPLETE 
266 STORE: MOV M,E ;STORE DATA IN RAW ANALOGUE VALUE LIST 
'267 INX H 
268 MOV M,D 
. 269 INX H 
270 INR c ;ALL CHANNELS SAMPLED? 
271 MDV A C 
272 CPI LOW CHNUM 
273 JNZ NXTVAL ;NO, SAMPLE NEXT CHANNEL 
FIG G31 A/D MODULE CONTROL FOR ESTABLISHMENT OF INITIAL MEMORY IMAGE ==================================================================== 
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POLL2 is of exactly one second's duration, This Means that it 
takes exactly one second to do an A/D conversion; for this reason 
it is necessary to trigger the soft watchdog prior to an A/D 
conversion otherwise it would tiMe-out (the soft watchdog tiMer on 
the PWT Module has an expiry tiMe of approxiMately 1 .5 sec as 
Mentioned in paragraph Gl>, causing an unwanted systeM restart. 
The converted value gets transferred to the DE register pair and 
stored in MeMory ~t the current address in the raw analogue value 
pointer <lines 266 to 269). Lines 270 to 273 increMent the channel 
counter and the prograM returns to NXTVAL to convert the next 
analogue value. 
This loop continues until •11 analogue channels have been converted 
whereupon the initial MeMory iMage is now e.stablished, 
Refer to Fig 3.5 for the interconnection of the three counters. 
3. A/D conversions controlled by 1 Second routine ---------------------------------------·-----------
Fig G4 is a short extract froM the prograM listing of the 1 Second 
routine. 
Lines 66 to 70 are ~ polling loop which polls the MS bit of the 
control register of counter 1; only when it has tiMed out ie the 
A/D conversion is coMplete, will the prograM juMp out of the poll 
loop. Since alternate second saMpling is done, as explained in 
Appendix F, the need for this polling is largely obviated since 
the A/D conversion is gaurenteed to be coMplete by this tiMeJ 
however it was included for coMpleteness. 














L W ACNWDP 
LOW ACTR1P 
POLL1 
;IS CONVERSION COMPLETE? 
;WAIT UNTIL CONVERSION COMPLETE 




INTEGRATED FLOW RATE ARITHMETIC PROCESSING 
------------------------------------------
The A/D Module has a range of froM 0 to 10 000. Thus the MaxiMUM 
converted value for each flow rate is 10 000. As explained in the 
SEC Module <Appendix F>, each raw total is calculated as the 
SUMMation of a selection of up to eight flow rates, so the MaxiMUM 
value attainable for a raw total is 80 000 ie when all eight flow 
rates are selected and all are at the MaxiMUM value all the tiMe. 
This nuMerical integration is done every alternate second so the 
MaXiMUM accuMulated partial SUM is:-
24 X 60 X 60 X 0.5 X 80 000 = J 456 000 000 deciMal 
= CD FE 60 00 hexadeciMal 
so four bytes are needed to accuMulate the partial SUM hence four 
bytes per partial SUM in the SEC Module. 
The Background Task then takes this value and Multiplies it by the 
binary fraction ~s selected by the divisor pointer calculated in 
SEC (refer to Appendices F and !)J this result is then the required 
average raw integrated flow rate and has a MaxiMUM value of:-
J 456 000 000 I a = 432 000 000 deciMal 
= 19 BF CC 00 hexadeciMal. 
This 4-byte raw value ranging froM 0 to 432 000 000 deciMal Must 
result in a printout range of O to 999 999 ML Crefer Appendix A) so 
the raw total Must be scaled by the 24-hour norMalising factor 1/432; 
the result is then converted to BCD to give the final integrated 
flow rate ready for reply words. This processing is done in the 
Background Task <refer Appendix I>, -
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The divisors and the norMalising factor are represented as 31-bit 
binary fractions to give MaxiMUM accuracy in the Multiplication 
process ie MULT Multiplies a 32-bit (ie 4-byte) integer by a 31-bit 
binary fraction producing a 32-bit result. The binary fraction is 
31-bits and not 32-bits because the MULT routine uses a successive 
shift/add technique of the integer (refer paragraph 4.5.14) and 
after 32 shifts the integer would be zero and hence the least 
significant bit of the binary fraction would be ineffective. 
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APPENDIX I 
BACKGROUND TASK <BACK> 
Refer to the siMplified flow chart in Fig It. This routine runs 
whenever no Rx, Tx or 1 Second interrupt routine is running; at the 
end it loops back to the beginning and does so continuously (except 
for when the Initialisation routine is in progress <refer Appendix J), 
At the beginning of the routine, the ·B/GRND· LED is switched on 
and the BCD buffer control flag CNTRL is polled (refer paragraph 
4.4>; if it is clear then it is set and an offset word is set to 
zero; if CNTRL is set it is cleared and the offset word is preset 
to a value equal to the offset between LVLBASE and DBUFF (refer 
paragraph 4.4), This offset word is used to control access to the 
BCD buffers; if it is zero then the BCD buffer starting at LVLBASE 
is accessed; if it is preset then the Mirror buffer DBUFF is 
accessed. Thus on each pass of the Background Task, CNTRL is toggled 
so access to the two BCD ~uffers is alternated; the reason for this 
is explained in paragraph 4.4 where DBUFF is described. 
The two raw analogue levels are then converted to BCD and packed 
into LVLBASE as in Fig 4.3Ca). Next, the eight raw flow rates are 
converted to BCD and packed into· FLBASE as in Fig 4.3(b). The 
routine BCD is used to do this. 
The next section is a little More coMplex. For each of the three 
integrated flow rates in the outstation, the corresponding nuMber 
in the divisor buffer (calculated in the 1 Second routine) is used 
to select a binary fraction froM a look-up table; this fraction is 
the reciprocal of the nuMber of bits set in the paraMeter byte as 
read froM the swit~h bank on the PWT board, for the integrated flow 
rate in question <this is explained in Appendix F>. For the trivial 
cases of 0 or 1 bits set, the fraction is set to 0 or 1 respectively. 
The partial su~ for the integrated flow rate <refer to Appendix F> 
is then Multiplied by the selected fraction and then again by the 
24-hour norMalising factor <explained in Appendix H>. This result 
is then finally converted to BCD and packed into IFBASE as in 
Fig 4.3(c). This process is done for all three integrated flow rates 
and was Mentioned in paragraph 2.4.2.4. 
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The 'Initialisation in progresss' flag INFLAG is polled; the 
significance o~ this flag is explained in paragraph 4.4. If INFLAG 
is not set then BACK loops back to the beginning; if set then BACK 




INITIALISATION ROUTINE <INIT> 
-----------------------------
All the hardware on the SBC, PWT, A/D and MODEM hardware Modules is 
initialised. 
The SBC has an 8255A PPI CPrograMMable Peripheral Interface) which 
is initialised as all three ports as outputsJ the RTS line froM the 
SBC to the ModeM is bit 0 of the A port and is set high since this 
is a negative edge triggered input> the SOD line of the CPU is set 
to 1 so that when the outstation replies, the start bit = 0 will 
cause the necessary change of state for start bit synchronisation 
at the Master station <refer to Fig 4.4>J the 1K of user RAM on the 
SBC is cleared. 
The A/D board has an 8254 PIT <PrograMMable Interval TiMer>. Counter 
2 is used as a prescaler for counter 1 which is used as a one-shot 
with a window tiMe of exactly one second; this is used to gate the 
voltage-to-frequency converter pulses through to counter 0 which 
holds the converted analogue value; two AID boards are initialised, 
one for positive analogue input values and the other ·Por negative 
values (if required), Refer paragraph 3.8.1.2(iii). 
The ·Initialisation in progress· flag, INFLAG, is set for use by 
Background Task later on during initialisation <refer paragraph 
4.4). 
The PWT Module has an 8254 PIT and an 8255A PPI which are 
initialised as follows:-
The 8254 PIT uses counter 0 as a prescaler for counters 1 and 2. 
Counter 1 is initialised with a value such that the product of 
counter 0 and counter 1 divider ratios divides the systeM clock 
frequency down to exactly 1 Hz; this is used as the 1 Second 
interru~t which initiates the 1 Second routine. 
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Counter 2 is initialised with a value such that it forMs a 
re-triggerable one shot with an expiry tiMe of approxiMately 1.5 
seconds; this is the priMary watchdog tiMer for the outstation and 
is retriggered once a second by the 1 Second routine, so a generous 
50/. Margin is allowed. Refer paragraph 3.7.1.2<iv), There is also 
an analogue watchd~g tiMer on the PWR Module with a Much longer 
tiMe-out period which is triggered siMultaneously with the priMary 
watchdog tiMer on the PWT Module> refer paragraph 3.7.2.3 for 
further details. 
The soft watchdog watchdog tiMer is then triggered and when it has 
responded, the 8255A is initialised as follows:-
The A port of the 8255A is initialised as an input port which is 
used to read four MUtiplexed 8-bit switch banks, ie switch banks 
A, B, C and D. The B port· is initialised as outputs to drive eight 
status indicator LED's displaying outstation status. The C port is 
initialised as an output port where bits 0 and 1 are used to 
Multiplex the four switch banks to the A port inputs and bit 2 is 
used to enable the soft watchdog tiMer <see below). Refer paragraph 
~.7.1.2 <ii) and (iii), 
Note that only when the watchdog tiMer has responded ie its output 
gone low will its output be enabled through to the RESET IN line 
of the SABUS by bit 2 of the C port of the 8255A. 
Refer to Appendix G for a full description of the PWT Module 
initialisation. 
A bit on the B port is used to switch on the rRESTART· LED. This 
coMpletes the initialisation of the PWT Module. 
The MODEM Module has an 8254 PIT where the three tiMers are used to 
generate the necessary tiMing for the ModeM and u.h.f. radio control 
as explained in paragraph 2.2. Recall paragraph 1.5.J and Fig 1.~ 
where the necessary request word/reply word protocol was described. 
The tiMing diagraM on the circuit diagraM of the ModeM, Fig 3.3 
illustr~tes how these tiMing paraMeters are achieved by initialising 
the counters of the 8254 PIT with the appropriate values. 
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An initial MeMory iMage coMprising all analogue input values is 
established before the outstation is allowed to reply; this is to 
prevent zero values froM being sent back to the Master station 
after outstation initialisation. This could easily happen if the 
initial MeMory iMage were not established because the 1 Second 
routine updates only one analogue value every two seconds (this is 
discussed in Appendix F>. 
A siMilar precaution which is exercised for the initialisation of 
the soft watchdog tiMer on the PWT Module is also necessary at this 
point; refer to Appendix G for details concerning the A/D Module 
initialisation and usage. 
When both positive and negative analogue values relative to analogue 
coMMon are to be scanned, then an additional negative A/D board 
Must be installed. Recall that all the input signals of an A/D 
Module Must be of the saMe polaritys refer paragraph 3.8.1.t. Those 
channels which are negative will be connected to the negative A/D 
board, with the corresponding channels on the positive A/D board 
unused, so these positive channels will return zero values (or very 
SMall, a value of 10 counts over a range of 0 to 10 000 is considered 
sMall enough) when scanned. When a negative A/D board is installed, 
switch 7 of switch bank bank A of the PWT board should be configured 
as a ·1· so the software can establish that a negative A/D board 
is present. Refer paragraph 3.7.2.1. 
Refer now to Fig Jl for the logic controlling the positive and 
negative A/D board selection:-
If the positive analogue value is zero, check if a negative A/D 
board is installed; if not, then take the zero value as the correct 
one. 
If a negative AID board is installed, however, then read the 
negative analogue value and take this as the value. If on first 
reading the positive value the reading is not zero, but greater 
than to, then accept this as the values if the value is less than 
10 then it is possible that no signal is present on the positive 
A/D board on that channel so check if a negative A/D board is 
installed as before. This process is done for 10 analogue channels 
<2 levels and 8 flow rates>. 
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This establishes the initial raw level <RAWALV) and raw flow rate 
<RAWAFL> buffers referred to in paragraph 4.4. Note that when an 
A/D conversion is initiated, both the p9sitive and negative (if 
required) A/D one-shots are triggered since both boards are 
prograMMed to respond to the saMe software •convert• instruction. 
Since both one-shots run off the saMe systeM clock, they are locked 
together synchronously and both their one-second window periods will 
expire at precisely the saMe instant; hence it is only necessary 
to poll the control register of the positive A/D one-shot to 
establish when the AID conversion is coMplete, as described in 
Appendix G. 
The Background Task is then called twice as a subroutine so that 
both the LVLBASE, FLBASE and IFBASE buffers and the Mirror buffer 
DBUFF can be established as ~he initial MeMory iMage. Recall that 
INFLAG has been set earlier on in the Initialisation routine so the 
Background Task returns to this routine. This is the only tiMe that 
the Background Task is called as a subroutine; froM now on it will 
run in a loop. 
The positive and negative A/D counters are then prepared for another 
conversion; Analogue Channel 0 is selected and an A/D conversion is 
initiated; this tiMe, unlike when the initial MeMory iMage was 
being established, the software does not wait for the A/D conversion 
to be coMpleted - this will be done in the 1 Second routine froM 
now on and is explained fully in Appendix F. 
This is the end of the Initialisation routine so the ·RESTART· LED 
is switched off and INFLAG is cleared. This ensures that the 
Background Task will run in a loop froM now on. The 1 Second and 
Rx interrupt routines are enabled and the Background Task is entered. 
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APi=>ENDIX K 
DIGITAL INPUT.ROUTINE <DIGIN> 
-----------------------------
Before dealing with the actual routine itself, a closer look at how 
the point address bits are assigned for digital input request words 
is necessary; this was briefly Mentioned in paragraph 1.5.J, Refer 
to Fig t.4. 
When bit 8 = 1> then an alarM or level is being requested. Bits 6 
and 7 play no part here> but are actually set to zero. Bits 9 to 
12 are then used as a 4-bit sub-address; when it is 1, the one and 
only alarM word is being requested; when it is 2> J, 4 etc then 
level digits ara being asked for <recall that two request/reply 
sequences are necessary for levels ..... refer paragraph 1.5.J), 
These sub-addresses occur in even/odd pairs for each level with 
the lower sub-address being even and referring to BCD4 of ·the level 
.rnd the higher sub-address being odd and re-Terr ing to BCD· s 0 to 3 
of the level <refer Fig 1.5). 
For ex aMp le, 
sub-address = 2 refers to BCD4 of level 1 
sub-address = 3 refers to BCD·s 0 to 3 of level 1 
sub-~ddress = 4 refers to BCD4 of level 2 
and so on. 
When bit a= O, then all the other bits 6, 7 and 9 to 12 are als~ 
zero, and then eithet the least or Most significant BCD·s of an 
integrated flow rate are being requested; the actual digits 
requested are deterMined by the status output double Message request 
word iMMediately pri~r to the integrated flow request as Mentioned 
in paragraph 1.5.JCi> to <vi> and explained fully in Appendix L. 
Re~er now to Fig 4.4 and Fig Kl. The DIGIN routine tests bit 8 of 
the point addreSSJ if it is zero then it uses the integrated flow 
rate digit pointer to access the required integrated flow rate digits 
and transfer theM to the packed Message word. The integrated flow 
rate digit pointer is deterMined by the STOUT routine 'roM 

















iMMediately prior to this integrated flow rate request word (refer 
Appendix L>. If bit B of the point address is 1 then either alarM 
or level inforMation is requestedJ since the 4-bit sub-address 
referred to above Cbits 9 to 12 of the request word> starts off at 
1, this offset of 1 is subtracted and the result used as the basis 
of the alarM or level inforMation selected. 
Recall that in the Initialisation and 1 Second routines ten analogue 
channels are saMpled ie two analogue le~els and eight flow rates; 
the first two analogue channels provide analogue inputs for levels 
if required ie the new Microprocessor based outstations have either 
analogue or digital level inputs; the choice of these two is 
deterMined by the Most significant bit <bit 7) of switch bank A on 
the PWT board <refer paragraph ~.7.2.1> ie if it is set to 1, then 
these two levels are read froM digital inputs, if it is clear, then 
these two levels are read froM the first two channels of the A/D 
board; this is discussed in paragraph J.2. In either case, levels 
are of course digital in nature and are treated as such by· the 
software. 
If the calculated point address as described above is zero, then 
the alarM word has been requested and the routine branches to MULT16:. 
DIGIN then interrogates bit ? of switch bank A on the PWT board and 
if it is set, then digital levels are required and the routine 
branches to MULT16: where the calculated point address is Multiplied 
by 16, added to the base address of a juMp table, and prograMMe 
execution resuMed in the Module JMPDIG <refer paragraph 4.6.5). 
If bit 7 of switch bank A is not set, then analogue levels are 
required and the point address is first decreMented by t; thus a 
point address of zero corresponds with the first analogue level and 
then the address is Multiplied by two since two bytes are required 
for each group of digits for a level <refer to Fig 4.3(a)); this 
result is stored in the BCD level pointer; the BCD b~ffer control 
flag, CNTRL, is interrogated and if set, the offset described in 
BACK is added to the above result so the Mirror buffer is accessed 
while the Background Task is updating the LVLBASE buffer and vise 
versa (refer to DBUFF in paragraph 4.4). 
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The BCD level pointer Manipulation which follows is necessary 
because the BCD level digits are store~ in the conventional Manner 
for the 8085 CPU ie least significant digits at lower address, Most 
significant digits at higher address <refer to Fig 4.J(a)) whereas 
in the request word, this order is transposed ie lower point address 
of a level pair refers to BCD4, the Most significant digit, and higher 
point address of a level pair refers to BCD·s 0 to 3, the least 
significant digits <refer to Fig 1.4). Recall the original point 
addresses for the levels were 2 and 3 for level 1, 4 and 5 for 
level 2 and so on <refer to Fig 1.4>; ths corresponding derived 
BCD level pointer values are LVLBASE and LVLBASE+2 for.level 1, 
LVLBASE+4 and LVLBASE+6 for level 2 and so on. Thus all odd original 
point addresses for levels which appear in request words for least 
significant digits of a level pair result in a derived BCD level 
pointer pointing at the Most significant digit of that level pair 
and hence the pointer should be decreMented; the opposite is the 
case for all even original point addresses of the level pairs. 
The BCD level pointer now points to the required digits which are 
transferred to the packed Message word KESP (refer paragraph 4.4). 
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APPENDIX L 
STATUS OUTPUT ROUTINE <STOUT> 
Refer to Fig L1 and Fig 4.4. This routine Takes the point address of 
the status output double Message, Multiplies it by four since there 
are four bytes used per BCD integra~ed flow rate, and adds the result 
to IFBASE (refer to Fig 4.3(c)) and if set, the offset discussed in 
the Background Task is added to the above result so the Mirror buffer 
is accessed while the Background Task is updating the IFBASE buffer 
and vise versa <refer to DBUFF in paragraph 4.4). The result is in 
the integrated flow rate digit pointer which now points to the least 
significant byte of the integrated flow rate in question. This is 
the pointer used by the digital input routine if an integrated flow 
rate request word follows iMMediately after this double Message 
status output request word. This is the only case for an integrated 
flow rate MS or LS BCD_digits select; refer paragraph 1.5.3.4(i) to 
<vi). 
STOUT then deterMines froM the sixteen bit data in the second half 
of the status output double Message request word what is to be done 
concerning the selected integrated flo~ rate. If the LS BCD·s are 
requi~ed then no further action is taken since the integrated flow 
rate digit pointer is pointing to the required LS BCD·s. If the MS 
BCD's are required then the pointer is increMented to point to the 
MS BCD•s (refer to Fig 4.JCc>>. If it is an integrated flow rate 
reset coMMand then the point address is Multiplied by four (since 
there are lour bytes for each partial SUM corresponding with each 
integrated flow rate, refer to Appendix H>, added to the base 
address of the partial suMs so the required partial SUM is now 
indicatedJ this partial suM is cleared. Finally, if the required 
function is a TELEPACE status output card.reset request, no direct 
action is required since this refers to the arrangeMent for the 
Mechanical flow rate integrators at the older non-Microprocessor 
based TELEPACE outstations. This is discussed in paragraph 1.5.3.4. 
In all the above four cases, a confirMation Message is put into the 
packed Message word MESP <refer paragraph 4.4) for the outstation 
reply word <refer paragraph 1.5.J.4), 
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If the data in the second half of the status output double Message 
request word is none of the above, then the abort flag FABORT is 
set, which is interrogated by DECODE (refer paragraph 4.6.2> and 
later by RX (refer to Appendix C>, 
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APPENDIX M 
ACCURACY AND RESOLUTION OF LEVEL PARAMETERS -------------------------------------------
The electroMechanical level transducers decribed in paragraph 3.2 
which are used for digital level input quantities provide a 5-digit 
BCD readout ie a resolution of t part in 100 000. The writer was 
intrigued at the excessive resolution of these transducers which 
obviously exceeds their accuracy which would be in the range of 
1 part in 1000 ie two orders of Magnitude less. As these are 
very old units, no inforMation was to hand. A clue as to the Motives 
behind the seeMingly excessive resolution was found by observing_ 
the Mode of operation at several daM sites. It was noticed that 
although the transducers have a range of 0 to 99.999 Metres the 
daM level seldoM varied by More than 10 Meters or so ie they were 
operated over a Mere 10k of their working range. It should also 
be borne in Mind that at a large daM site, a sMall variation of 
even 10MM represents a significant aMount of water. Another factor 
is.that it is seldoM necessary to know the absolute voluMe of water 
in a daM but rather the aMount by which it has changeds this is 
obviously related to the change in level. These two factors would 
sOMewhat justify the excessive resolution as long as it is very 
clearly understood that coMparable accuracy is by no Means iMplied. 
The writer's opinion is supported by the fact that the flow rate 
paraMeters, which are derived froM analogue transducers, have a 
resolution of only t part in a 1000 ie 0.1% <refer paragraph 
2.4.2.J), A coMparable accuracy is readily achievable with analogue 
circuitry. In fact, with reference to paragraph 3.8.2.4<ii)(d), 
where the voltage-to-frequency converter of the A/D Module is set 
up, it was found that tracking between frequency output and voltage 
input was within ten counts. Since the working range of the voltage-
to-frequency converter is 0 to 10 000, this iMplies an accuracy of 
0.1% but a resolution of 0.01% for the A/D Module. Hence the 
accuracy of the analogue flow rate transducers and the AID Module 
are well Matched at 0,1/.. 
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The saMe AID Module is used for the analogue levels so the above 
discussion has an iMportant iMplicati~n when analogue level 
transducers are used ie a loss of the 1 part in 100 000 resolution 
of the digital level transducers down to the 1 part in 10 000 of 
the AID Module, but both with a coMparable accuracy of 0.1%. To 
accoModate this consequential loss of resolution when analogue 
levels are used, the Background Task actually appends a trailing 
zero to the converted BCD level froM the raw value obtained froM 
the A/D board (refer Appendix I>. The writer is well aware that 
this does not coMpensate for the loss of resolution, nor is it a 
desirable situation but unfortunately was obliged to do this due 
to a systeM constraint i~ no access to the Master station software. 
Conversely, for the flow rates, which have always been analogue 
quantities, the least significant BCD digit obtained after 
conversion froM the raw flow rate value is discarded. The accuracy 





The following data sheets were included because it was felt that 











SINGLE CHIP MODEM 
16-CHANNEL ANALOGUE MUTIPLEXER 
LSTTL/TTL COMPATABLE OPTOCOUPLER 
24-PIN DIP COMPATABLE DC/DC CONVERTER 
OCTAL LATCHED PERIPHERAL DRIVER 
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TCM~101 SINGLE CHIP MODEM 





• Single chip FSK modem 
• Meets CCITT V23 or Bell 202 standards 
• Transmit modulation at 75, 150, 600, 
1200 Baud 
• Receive demodulation at 600, 1200 Baud 
• Full duplex operation up to 1200 Baud 
recieve, 150 Baud transmit 
• Half duplex operation up to 1200 Baud . 
transmit and receive 
• Carrier detect level adjlistment and carrier 
fail output 
• On chip compromiie line equalization and 
· transmit/receive filtration ·· · · 
• Reliable CMOS silicon gate technology 
• 16 pin package 
Description 
TCM3101 
SINGLE CHIP MODEM 
Absolute Maximum Ratings 
Supply Volage Voe ••••••••••••••. -0.3-10 v 
Voltage on any terminal • • • • • • • • • • • • -0.3-Voo 
Operating free air temperature range • -10-+7ooc 
Storage temperature· range • • • • • • • -55-+ 15ooc 
Notes: 
Unless otherwise stated, all voltages are with.re~pect 
to Vss· Stresses beyond those listed under "absolute 
maximum ratings" may cause permanent damage to 
the device. This is a stress rating only, and functional 
operation of the device at these or any other conditions 
~eyond th_o.se i~.dicat~d in the '.'recommended opera• 
ting cond1t1ons section of this specification is not 
implied. Exposure to absolute meximuin rated condi· 
. tions for extended periods may effect device reliability. 
The TCM3101 single chip modem is a versatile medium speed frequency shift keying (FSKl modem using silicon gate 
CMOS technology with switched capacitor filtering techniques. The transmitt7r contains a modulator which generates . 
· a pair of frequencies (selectable to CCITT V23 or Bell 202 standard frequencies by the TXR1 , TXR2 and TRS inputs) 
representing high level and low level data inputs on the TXO input. . · 
The receive section takes the analogue signal from the telephone line into the RXA input. This signal is normally very 
distorted, can be shifted in frequency and is of _variable level. A compromize line equalizer, bias distortion adjustment. car· . 
. rier detect level adjustment and automatic gain control (AGCl are provided tO·?ptimize the performance and give lowest. 
possible ertor rates. The carrier detect circuity sets a flag on the COT outPut if the level of received inband energy falls 
below a value set on the COL input, this gives carrier fail information to the system. 
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SINGLE CHIP MODEM 
RECOMMANDED OPERATING CONDITIONS 
PARAMETERS MIN. TVP. MAX. UNIT 
VDD su~ •ollago 4 5 6 v 
o·og;111....,, Jmb 
V1H 2.0 VDD v 
Vil VSS D.8 v . 
VRU ,.,1o9 ini>ul 1.,.b IAC toupledl 0.78 V PK.PK 
M111tr tlodt frequtncy fqu1ru PALI ... .. 4.4334 . 4.4336 4.4338 MHt 
ELECTRICAL CHARACTERISTICS 
. . ' ' 
over recommended operating free-air temperature range (·10 to 70° Cl 
PARAMETERS TEST MIN. TVP. MAX. UNIT CONDmONS 
iDOs•cuntnt VDD• 4Y 3.5 mA 
.. ---· -·· ~~ YOO• SY ··~··' 6.5 : ... mA VDD • 6V .r·· ~ 75 mA 
IDD d'lvii.f iof>lt cuntnt vss~ VIN 5voo •I uA 
llAllllfoGinf>ltCUR'lftt .. •10 uA 
DiQillf 1111p11lml - . ' YOH . -··· IOH < 100 UA 2.4 :.,, __ ,, .. YOO v 
VOi. .... ' IOL ~1.6MA vss 0.4 v 
.lnotog .... , .. , Im! Isa fig. 71 YOO• 4V u VPK-PK 
VTXA - YDD· 5 V ·-·. 1.6 VPK-PK 
voo. 6 v 1.9 VPK-PK 
RL • 50 K 
Cl· 1D0pf 
Analog llltpul oc 0!1111 VDD/2 v 
inllu•~ f·• 1 MH> 15 pf 
Oullllt tllJICillnCI '·1MH>- 15 'pf 
CARRIER DETECTOR CHARACTERISTICS 
PARAMETERS MIN. TVP. MAX. UNIT 
tarrilrdt11etlllmllald , ... 
CTHH IOff·Onl ~5.5 ~3 dBm 
CTHH IOn-0111 ~a ~5.4 dBm 
CTHM-CTHI. 2.5 dBm 
C.rrilr dallet dolly 
TD Off-On 12 19 - ··; ;·-. 
TD On-Oii 14 15 Jnl 
-- . ..:;.--;•, 
43 
-- •· ... - - _·::-::::._::;?~;:.;..~~~=f~ -~-:' -~~-~;. 
:..h_. ___ ; .• .:. .. ~ •.. ....-..;.,_:_· -~-..:.::.·~::':'..:.:.:.:. 
-~-,-_ ,· .:;:.::- Z~;~'.@~;i!i§ 
TEXAS . .Idin 
INSTRUMENTS '°iY 
, "-· ·r-""' .;.:.:~~'T"'·.":7".,_~~-;.;f•.~f!.r..-., 
TELECOM 
CIRCUITS 
















SINGLE CHIP MODEM 
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DG506 16-CHANNEL ANALOGUE MULTIPLEXER 














Differential 8-Channel/ H 
16-Channel CMOS 
Analog Multiplexer 
designed for ... 
• Data Acquisition Systems · 
• Multiplexing Reference Signals 
• Communication Systems 
DESCRIPTION 
BENEFITS 
• Environmentally Rugged 
o Latchproof CMOS 
• Easily Interfaced 
Silicon ix 
o TTL. DTL and CMOS Direct Control 
Over Military Temperature Range 
• Low Stand-By Power 
o 36 mW Typical Stand-By Power 
• Reduces System Cross· Talk 
o Break-Before-Make Switching Action 
• Reduces External· Component Requirements 
o ±15 V Analog Signal Range with :t15 V 
Supplies 
The OG506 is a single-pole 16-position (plus OFF) electronic switch array (DG507 is a double-pole 8-position (plus OFF)] 
which employs 16 pairs of complementary MOS (CMOS) field-effect transistors designed to function as analog switches. 
In the ON condition each switch will conduct current in either direction, and in the OFF condition each switch will block 
voltages up to 30 volts peak·to·peak. The ON-OFF state of each switch is controlled by drivers, which are in turn controlled 
by a 4-bit binary word (DG507 by a 3·bit binary word) input plus an Enable-Inhibit input. The truth table below shows the 
binary word required to select any one of the 16 switch positions, provided a positive logic "1" is present·at the Enable 
Input. With logic '~O" at the Enable input all switches will be OFF. The logic decoder and the Enable inputs will recognize 
voltages between 0 and 0.8 V as logic "O" voltages, and voltages between 2.4 and 15 V as logic "1" voltages. The input can 
thus be directly interfaced with TTL, DTL, RTL, CMOS and certain PMOS circuits. Switch action is break·before·make. 
FUNCTIONAL DIAGRAMS 
16 Channel MUX DG506 · 
V+ V-. Gftd V,..•. 
r, r.,., !,. r •• 
··~~·E~~~~~ ~ _.621.0· 
Sto .J', l i 1 J j ! J j : I s,,...., __ _, . .,..._ __........_. 
~~~=it=~:l:ES:S.E:EE3 s,,;: 
···::~r;;-l;J'±±' ±' t;' w±±±±~ s,. 
I DGSOS CMOS DECODE LOGIC 












0 0 0 9 
0 0 1 10 
a 0 11 
0 1 1 12 
0 0 13 
0 1 14 
0 15 
16 
I DGSCJ7 CMOS DECOOE LOGIC I 


















•Ofl'TIONAL lNOAMAU. Y \.EFT OPENI 
'\/+ COMMON TO SUBSTRATE 
ORDER NUMBERS: 
OG506AR OR OGS06BR DG506CJ 
DG507AR OR OGS07BR OG507C 
D '. 
v-
Logic "O" •VAL$ O.SV, Logic "1" • V AH~ 2.4 V, Screen is OG507 SEE PACKAGE 13 SEE PACKAGE 14 















ABSOLUTE MAXIMUM RATINGS Operating Temperature (A Suffix) ....... -55 to 125°C 
(B Suffix) ....... -20 to 85°C 
V1N (A, En, or VREF) to Ground . . . . . . . -0.3 V, V+ (C Suffix). ....... 0 to 70°C 
Vs or Vo to V+ . . . . . ............. . . o. -32 v Power Dissipation (Package)• 
Vs or Vo to v- ..... . . . . . . . . . . . . . . . o. 32 v 28 Pin DIP .................. . ..... 1200 mW 
V+ to Ground ... . . . . . . . . . . . . . . . . . . .... 16V 28 Pin Plastic DIP ... ......... . ..... 625mW 
V- to Ground .•. . . . . . . . . .. . . . . . . ... . . . . -16 v 
Current (Any Terminal, Except Sor 0) . . . . .. 30mA •All leads soldered or welded to PC board. 
Continuous Current, S or D . . . . . . . . . . . ... 20mA ••oerate 16 mW/°C above 75°C. 
Peak Current, S or D •••oerate 8.3 mW/°C above 25°C. 
(Pulsed at 1 msec, 10% Duty Cycle Max) .... 40mA "Absolure Maximum Ra rings are stress limits only. Exceed-
Storage Temperature (A & B Suffix) ..... ~5 to 150°c ing these limits may cause device damage. Electrical Charac-
(C Suffix) ....•..• ~5 to 125°C teristics define the functional operating limits." 
ELECTRICAL CHARACTERISTICS / 
All DC parameters are 100% tested at 25°C. Lots are sample-tested for AC parameters and high and low temperature limits 
to assure conformance with specifications. 
NO. MAX LIMITS 
MEASURED TESTS 
Note 11 
A SUFFIX B/C SUFFIX TEST CONOITtONS, UNLESS f1&0TEO: 
CHARACTERISTIC TVP UNIT TERMINAL PER 
25'c -ZO/ 851 
V+ • 15 V, V- •-15 V, Graund • 0, VAIP • O~ 





Minimum An1to9 Signal 
1't1ndling C.O.billtv 
:15 :15 :15 t15 :15 v Swireh ON Is. 10 rnA 
- 18 270 400 400 500 450 450 550 Vo •_ 10 V. 15 • -200 #A I Stquence each SWJtch on 2 Ot1in SOuree - 'OSlonl ON Aninltle9 SIOO n VAL• 0.$ V. V AH• 2.4 V 3 16 230 400 400 500 •SO 450 550 Va ·-T~V.ls ·--200,,.A - ( 'OSian! MAX ~ 'OS(Or'll MIN) Greatest Otange in 
4.l'QSlon~ • • 4.l'QS(onl Ortln·Source ON StoO 18 8 " ':_OSConl AVE Reslminm 8eMHn -IOV CO Vs< 10V Olan Nit -- ' 18 -0.005 .. •50 ,5 .so Vs• fOV, Vo •-10V 5 w Source OFF l..Hkege -, 1s1affJ CurNnt s •I ,50 ,50 _! T 18 -o.oos •• Vs•-lOV,Vo•TOV 
7 c 1 .-0.03 %10 •JOO :20 •JOO Vo•TOV,V5•-l~V - H 00!506 VEN •0 s. Ot1in OF~ \.eaka9t 1 -0.03 :10 •300 !20 '300 Vo•-IOV,V5•10V - to101t> Cu'l'9fl'l - 0 9 2 -0.015 ,5 ,zoo %10 •200 Vo•tOV.Vs•-IOV 1o 00507 •A 2 -0.015 •5 •200 •10 •200 Vo•-10V,Vg•10V - 18 -0.08 :10 ,300 •20 v 51,m • v 0 • 10 v 11 ::300 - 00506 12 •otonl Chenl"ll'I ON Ulk.191 16 -<).08 •IO :JOO ,zo :JOO Vs1a111 •Vo• -10 v Sequence nth EWitch on 
""ii - 0 (Note 2J eu ..... , 16 -0.03 ,5 •200 :10 •200 Vs1am •Vo• 10 v VAt.. • 0.8 V, VAH • 2.4 V ,-· 00507 ,5 14 18. -0.03 •200 •10 •ZOO vs1am •Vo •-!o.v 
15 Addm• lnou1 Cutttnt, 1514 -0.002 -10 -30 -10 -30 VA•2.4V ,_ 
IAH 
18 . ,. lnl'.IUIVOltllgltHith 1514 0.008 10 30 10 JO VA• 15 V -N 17 p IA(oeekl PHk Addtfll AQ. Al, A2. 1514 -75 ,,A SHC1.1tw"IAVSVA'' 
- u 
lnou1 Currtnt IA3l EN 
18 T Addrta lnout Current, 3 -0.002 -10 -30 -10 -30 VEN• 2.4V - IAL IAllVA•O 19 lnpur Volt81)1' Low .. 1 -<l.002 -10 -JO -10 -30 VEN •0 
20 ltnmition 
Switchin9 Time 
0 0.6 1 S..Figur• 1 ofMultialHlf -
21 ._ BtHk·Before-M••• 
tntef'f'al 0 
0.2 ... - D 22 'ontENJ En1bte Tum.ON Time 0 1 1.0 1.S 
'23 v Se. Figure 2 N' tofffEN1 Enable Tu,n.QFF TirN 0 1 0.4 I ,_,. 
24 ~ OFF llOt•tion ~Not• 31 0 68 as v.e.N • o. R1,.. 1 Kn. Ci.. • 15 aF Vs. 7 VRMS, f • 500 KHz 
1-c 
25 Cstoffl 
$oul'ct OFF s 16 6 Vs•O Capc:itance ,_ 
~ 4• 
oF VeN•O,f•t40KHz 
1.1!. Cot off) Oqin OFF 0 1 Vo•O 27 Caoac:it•nce. 7 2 23 
28 s t• Po1itiw SUOPIY Currtn1 v. 1 5.Z 10 l_O 
i-u ,_ Negatiw Supply Current 1/- 1 -5.2 -10 •10 VEN •5V 29 • 1-, mA AllVA•O 
11! L. I+ Positive Supply Currtnt V+ I 1.Z 2.5 2.5 
31 v ,_ Negative Supply Current v- 1 -1.2 -2.5 -2.5 VeN •0 
NOTES: 
1. Typical Veluff .,. for OESIGN AID ONL V, not g1.18'1ntted and no1 1Ubitc110 Of'oduction '"ling 00508 ICX8A. 
2. 'olol'IJ ii IHk19t frotn drivft into "ON'" SwiCc:h. OGS07 ICX88 
3. 
1v0 1 
OFF lsol•1ior1 ~ 20109;;;; Vs. inpu1 10 "OFF .. swilch Vo. OUlput dut to Vs. 
.. Fut1C1ion11 0Pf11tion it possibl• tor wPC)ly va*tagn leu than 15 V, but the inaut IQ9ic 1hre1hold will shift • 
For V+ •IV-I..; 10 V, 1.5 V ,,..., be aaptied to the VREF tetmineL The VReF tentnnal hH R1N a 451( n 
IS.. tht t0C1lic11iom teetion.I 
•· ()1980 Sillconix incorpor•t•d 
1-90 
TYPICAL CHARACTERISTICS 
ros(on) vs Vo and Temperature 
-Bi 7001-1-t-l-i-t-t-t-t-V+•+TSV 
w 1-t-t-H-t-t-t-t-V-• -15 V 
~ 6001-t-t-H-t-t-t-t-t-t-T"-1 ! SOOl-f-if-i-1-1-1-f-f-+-+-+-f 
~ ... ~~~!l~!~l~l12S"~icl~l~!~I~!~ ~ 300 2S"C "' ~ 200 ~ ! -ss-c = 1001-t-t--l-t-t-t-t-+-+-+-l 
0 
I 












Vo- DRAIN VOLTAGE CVOLTSI 
Logic Threshold 
vs Power Supply Voltage 
-"" ~ ~· 
4 ~ """" 
~ ~ 
'10 >15 
V• AND v- POWER SUPl"L V VOLTAGE (VOL TSI 
IA vs VA 
(Terminals Ao, A1, A2, A3, EN) 
-125 
I I I V+•+1SV 
I I I V-•-15V 
1 1-ss•c 







1 TYPVth 2 
VA -L.OGIC INPUT VOLTAGE IVOLTSI 
OFF Isolation vs Frequency 
f - F~£QUENCV (Md 
N -10 
ros(on) vs Vo and 
Power Supply Voltage 
10 15 
Vo- DRAIN VOLTAGE (VOLTS> 
ls(off) vs Temperature• 
T-TEMPERATUAE re> 
I O(off) and I O(on) vs Temperature• 
T- tt::MPERATURt rc1 







: . ._ ..... _.~'--'--'---''--""-..... -' 
.55 ... 35 -15 5 25 45 SS 85 10S 125 
T-TtMPERATUAE rc1 
•The net leakage into the source or drain is the n-channel leakage minus the ~hannef 
leakagea This difference can be positive, negative, or zero depending on the analog 
voltage and temperature, and will vary greatty from unit to unit. 
1-91 
Typical delay, rise, fall, settling times, and 
switching transients in this circuits. 
+15 V OPEN -15 V 
"s. 1oon v+ 
•1 
•1s 




If RGEN• R5, or CL is increased, there will be 














s I I·) VceN•·10V 
-1 0 
I I I 
.. 
1-TIME WScl 























GND EN' GNO 
SWITCHING TIME TEST CIRCUIT 
SWITCH OUfPUT 
VDb 
!SEE FIG 11 
SWITCH OUTPUT 
VDb 


























LOGIC ,........._ ......... -0-1 "? 0,, t--o..--..-<i OUTPUT 









,--.--;,..,;"'1EN -5 v 
S1a THAU 
.... o. 
52. THAU ... 
DG507 SWITCH 
Ob l-~0--1>-00UTPUT ._..,_ _____ v.,.-...._. Vao 
Figure 2 
APPLICATIONS Application Hints* 
V+ V- VREF 
Positive Negative Reference 
Supply Supply Pin 
Voltage Voltage Connection 
!VI IV) (VI 




•10 -10 1.4V 



















-10 to +10 
-8 10 +8 
1·92 
•Application Hints are for OESI GN Al 0 ONLY. not 
guaranteed and not subject to production testing. 
••e.tectrical Characteristics chatt based on V+ = +15 V, 
V-= -15 V. VAEF =Open. 
•••operation below :8 V is not recommended. 
©1980 Siliconix incorporated 
N-12 
6N137 LSTTL/TTL COMPATABLE OPTOCOUPLER 
MANUFACTURER: HEWLETT PACKARD 
TRUTH T·ABLE 
(Posit ive Logic) 
l H H 
N-13 
NOTE: 
4 .01 ta 0.11i1F 8Vl'ASS CA,•CITOR MUST 81 
eQNNECT!O 81TWE£N l'INS I AHO S. 
Figure 1. 
Features 
• LSTTL/TTL COMPATIBLE: SV SUPPLY 
• ULTRA HIGH SPEED 
• LOW INPUT CURRENT REQUIRED 
• HIGH COMMON MODE REJECTION 
• GUARANTEED PERFORMANCE OVER 
TEMPERATURE 
• RECOGNIZED UNDER THE COMPONENT 
PROGRAM OF UNDERWRITERS 
LABORATORIES, INC. (FILE NO. E55361) 
• 3000 Vdc WITHSTAND TEST VOLTAGE 
Description Applications 
The 6N137 consists of a GaAsP photon emitting diode 
and a unique integrated detector. The photons are collected 
in the detector by a photodiode and then amplified by a high 
gain linear amplifier that drives a Schottky clamped open 
collector output transistor. The circuit is temperature. 
current and voltage compensated. · 
This unique isolator design provides maximum DC and AC 
circuit isolation between input and -output while achieving 
LSTTL/TTL circuit compatibility. The isolator operational 
parameters are guaranteed from o•c to 1o•c. such that a 
minimum input current of SmA will sink an eight gate fan-out 
(13mA) at the output with 5 volt Vee applied to the detector. 
This isolation and coupling is achieved with a typicar 
propagation delay of 45ns. The enable input provides 
gating of ... the detector witl:l input sinking and sourcing 
requirements compatible with LSTTL/TTL interfacing and a 
propagation delay of 25ns typical. 
The 6N137 can be used in high speed digital interfacing 
applications where common mode signals must be rejected, 
such as for a line receiver and digital programming of flpating 
power supplies, motors, and other machine control systems. 
The elimination of ground loops can be accomplished 
in system interfaces such as between a computer and a 
peripheral memory, printer, controller, etc. 
The open collector output provides capability for bussing, 
OR'ing and strobing. 
'JEDEC Registered Data. 
54 
. ~~--....... :...,. _ .. , . .__,,. ·r.v. _ ... , 
Recommended Operating 
conditions Wsym. Min. Mu. Units 
"-•·: - Input Cu<rent~ Hfgt; Level :;: . lf'w . 6.3:• ..:1: 
,~ : ··, eacliChannel ·..;· •• "· 
mA' 
· 1, > High' Levee Enable. Voltage · · . VeH · 2.0- .'vcr; · ,v 
· • Low lever Enabht Voltage llEJ. .°'". . ~.a ~-.- V .. < • (OutputHlgh) · .••• ·''-
· · Suppl)<' Voltage. Output ·• • · VtT . 4 .5 ' &5 I/ 
r ~ '." !;an Out 
. ." • 4TILLoad). ' 
•• ' .. N _,_-_ I 8 
--: . .,,.. ... 
· • Operating Temperature · -T,.,. · : a .. 10 •c. 
Absolute Maximum Ratings· 
(No derating requ ired up to 1o•c1 
Storage Temperature ........ .. ................. -ss•c to +125° C 
Operating Temperature .............................. O" C to +70"C 
Lead Solder Temperature .................... 260°C for 10s 
· (1.Smm below seating plane) 
Peak Forward Input 
Current ........................ 40mA ( 1$ 1 msec Duration ) 
Average Forward Input Current ............................. 20mA 
Reverse Input Voltage .. ................................................ SV 
Enable Input Voltage ................................................. 5.SV 
(Not to exceed Vee by more than SOOmV) 
Supply Voltage-Vee ................. 7V (1 Minute Maximum) 
Output Current - lo .................................................. SOmA 
Output Collector Power Dissipation ..................... 85mW 
Output Voltage - Vo ...................... .. .............................. 7V 
• •s.lmA condition perm its at lust 20% CTR degradation 
guardband . Initial switching threshold is SmA or less. 
N-14 
e1ectrical Characteristics 
OVER RECOMMENDED TEMPERATURE (TA= o·c TO 70°C) UNLESS OTHERWISE NOTED 
••All typ ical valueure at V cc• SV, TA • 25° C 
switching Characteristics at TA =25°C, Vee= sv 
··JEDEC Reg istered Data. 
55 
N-15 
Operating Procedures and Definitions 
Logic Convention. The 6N 137 is defined in terms of positive 
logic. 
Bypassing. A ceramic capacitor (.01 to O. lµF) should be con· 
nected from pin 8 to pin 5 (Figure 12). Its purpose is to stab-
ilize the operation of the high gain linear amplifier. Failure to 
provide the bypassing may impair the switching properties. The 
total lead length between capacitor and coupler should not ex· 
ceed 20mm. 
Polarities. All voltages are referenced to network ground (pin 
5). Current flowing toward a terminal is considered positive. 
Enable Input. No external pull·up required for a logic (1 ), i.e., 
can be open circuit. 
70 
< T'- -259C. -e llO 
I .. 
~ 50 '• 
"' lmASTEPS "' :> .., 
"' 
.a 










Vo - COLLECTOR VOLTAGE - V 






Figure 2. Optocoupler Collector Characteristics. 
1, - INPUT 01001! FORWARD CURRENT - mA 
Fi9un 3. Input-Output Characteristics. 
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NOTES: 
1. Tho tnH propagation delay Is measured from the 3.75mA point on the trailing 
edge of Iha input pulse to the 1.SV point on the trailing edge of the output pulse. 
2. The 1,.H1. propagation delay is measured from the 3. 75mA point on the leading 
edge of the input pulse to 1.SV point on the leading edge of the oulput pulse. 
3. Tho teLH enable propagation delay is measured from tne 1.SV point of the trailing 
edge of the input pulse to the 1.SV point on the trading edge of tho output pulsa. 
4. The tEHL enable propagation delay is measured from the t .SV point on the 
leading edge of the input pulse to the 1.SV point on the leading edge of tho 
output pulse. 
5. Device considered a two termini! device: pins 2 and 3 shorted together, and 
pins 5, 5, 7, and 8 shorted together. 
S. Common mode transient immunity in Logic High level is the maximum tolerable 
(positive) dVcM/dt on the leading edge of Iha common mode pulse, Ve"' to 
assure that the output will rem1in In 1 Logic High state (i.e., Vo>2.0V) . Common 
mode transient immunity in Logic Low level is the maximum tolerable 
(negative) dVc"/dt on the trailing edge of the common mode pulse signal, Ve". 
to assure that the output will remain in a Logic Low state (i. e .• Vo<0.8V) . 
7. DC Current Transfer Ratio is defined as the ratio of the output cotlectorcurrent · 
to the forward bias input current times tOO'llo. 













< 10 I 
~ ... 
~ ~· - I 
"' "' 1.0 ;;) u 
Q I 
"' < I 
J: I a: 0.1 0 .. .. I 
i I -! 
.!- 0.01 I 
,. .-.-
TA,;;151C 
0.001 , , I . 
.. '. -· 
1.0 1.2 1.4 1.1 I.I 
v, . 1..-UT FORWARO VOLTAGE · V 
FlQure 4. Input Diode Forword Chorocteristlc. 
2.0 
>
0 0.4"--'--"~'-....___.~..__._~~.._ ..... ~..._._._ ..... ~._...._~ 
25 
TA - TEM,EAATUllll - •c 
FlQure 5. Output Voltage, VoL YL Temperature and Fin-Out. 
TA - TEMPERATURE - •c 
Vo 
Fi9ure 7. Test Circuit for tPHL and tPLH:• 
lpN - P\JLSI INPUT CURRENT - mA 
Flo"• 9. Propqatlon Delay, tPHL 1nd tPLH 
vs. Pul• Input Current, IFH. 
t,•1ION 10%1-: ___ .,_._-_ 
.. Jt 
~ 5V 
SWITCH AT A: 1, 0 OmA 







-----~- --- 3.0V 
---1.5V 
Fi9ure 8. Test Circuit for tELH and tEHL· 
.. 
HP 1900A 
PULSE GEN. \,l:M 
0-8 
I 8 l'"'°--+-~--o +5V 
Zo • son - fl>--...... ----. 
Fi9ur• 11. Test Circuit for Transient Immunity ind TypiClll W1vsformL 
Figure 12. Recommended Printed Circuit Board L1yout. 
•• JEDEC Registered Cata. 
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PM671 24-PIN DIP COMPATABLE DC/DC CONVERTER 
MANUFACTURER: POWER PRODUCTS 
I 
N-18 





Full Load .. . Output Power/ Input Voltage x 
Efficiency 
No Load .. . 30% (Max.) of Full Load Input 
Current 
Fault Mode Current: 
150% (Max.) of Full Load Input Current 
Reftected Ripple Current: 
5VOC Input, Filtered ... 15mA, 
Peak-to-Peak 
12VOC Input, Filtered . . . 45mA, 
Peak-to-Peak 




:::0.3%, Low Line to High Line 
Load Regulation: 
:::0.4%. No Load to Full Load 
Output Voltage Accuracy: 
:::5%. Fixed 
Balance (Dual Output Models Only): 
:::5% 
Temperature Coefficient: 




=0.1%, 10% to 90% Load, Typical 
Ripple and Noise 
20mV Peak-to-Peak (With t5J.Lf Tantalum 
Capacitor Across Each Output) 
Short Circuit Protection: 
Output Thermal Limited 
Short Circuit Restart: 




Isolation Resistance : 
109 Ohms. Typical 
Isolation Capacitance : 




Input Voltage Range: 
SVDC Input Models ... 4.SVDC to 5.SVDC 
12VDC Input Models ... 10.8VDC to 
13.2VDC 
Operating Frequency : 
40KHz to 70KHz 
Environmental Requirements 
Temperature Range : 
Operating Range ... - 25°C to ~ 71 °C (No 
Derating) 
Storage Range ... -40°C to '-100°C 
Humidity: 




i ORDERING INFORMATION BOTIOH VIEW 
·~4 1 • 
+V lnpUt .. : • . ·.' .. .. -.. .. .. . 1.24 
-Vlnput ... . :.: : .-:- .-: : ·: ." :·12,13 
+VOutput .. .... .... ... 11 ,14 
-VOutout • · ~ ., .. ._._ ... · 19!.15 
. Dual Output Models 
+V Input . ... ... .. .... .. . 1,24 
-Vlnput ... .. :." .... .' .• 12,13 
+V Output .. : . . . . ..... . 11 ,14 
- V Output ..... . .. : .. ... 2,23 
Common ... ... . . -'· 3,10.22,15 
Balance (Optional). :.:_:.:.·._ . .. . 9 . 
.Alternate Pin 
·Configuration 
+V Input ..... : .. .. .... . . 1,2,3 
- V Input . ...... . ... . 22,23,24 
+VOutput ....... ......... 15 
- VOutput . ..... .. . .... ... 13 
Common . ... : ... . ..... . 10,11 
Balance .. ...... . . . .. . . .. . 14 
No Connection .. ..... ..... . 12 
DESCRIPTION FILTEREC ~~FILTERED I 
INPUT OUTPUT OUTPUT MOOEL MODEL 
VOLTAGE VOLTAGE CURRENT NUMBER NUMBER 
SVDC SVDC 100mA PM621 PM641 
SVDC 12VDC 80mA PM623 PM643 
SVDC 15VDC 65mA PM624 PM644 
SVDC =12VDC :::40mA PM671 PM691 
SVDC !:15VDC :::33mA PM672 PM692 
12VDC 5VDC 100mA PM631 PM646 
12VDC 12VDC 80mA PM633 PM648 
12VDC 15VDC 65mA PM634 PM649 
12VDC !: 12VDC :::40mA PM681 PM696 
12VDC :::15VDC :::33mA PM682 PM697 
OPTIONS (DUAL OUTPUT MODELS ONLY) : 
External Balance Pin 
for output voltage adjustment or equalization. Add suffix 
.. P .. to model number. 
Alternate Pin Configuration 
including external balance pin. Add suffix ··R" ' 
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~National Peripheral/Power Drivers 
~ Semiconductor 
DP7310/DP8310/DP7311/DP8311 
Octal Latched Peripheral Drivers 
General Description 
The DP7310/8310, DP7311/8311 Octal Latched Peripheral • Parallel latching or buffering 
Drivers provide the function of latching eight bits of data 
with open collector outputs, each driving up to 100mA • Separate active low enables for easy data bussing 
. DC with an operat ing voltage range of 30 vo lts. Both • Internal " gl itch free" power .up clear 
devices are designed for low input curren ts, high 
input/output vo ltages, and feature a power up clear (out· • 10% Vee tolerance 
puts off) funct ion. 
The DP7310/8310 are positive edge latching. Two active A I' t' 
low write/enable inputs are available for convenient data PP 1ca IOnS 
bussing without external gating. . • High current high vo ltage drivers 
The DP731 1/8311 are fall through latches. Tl:l.aacti.'ie.l.a.'IL.. • Relay drivers . 
strobe inp_l!t latches data or allows fall through operat ion · 
when held at logic "O". The latches are cleared (outputs • Lamp drivers 
off) with a logic."O" on the clear pin. 
Features 
. . 
• High current, high voltage open collector outputs 
• Low current, high voltage inputs 
• All outputs simultaneously sink rated current " DC" 
with no thermal · derating at maximum rated 
• LED drivers 
• TRIAC drivers 
• Solenoid drivers 
• Stepper motor drivers 
• Level translators 
temperature. • Fiber-optic LED drivers 
Connection Diagrams 
.. - ~· 
Dual,ln·Llne _Package · Duaf.fn·Llne Package 
wr, 1 20 vee m . 20 
oi. · z 19 WE? 014 . 19 
013 11 015 013 II 
DIZ 17 Dia Dlz 17 
011 OP7310/ 1a 017 011 OP7311/ 16 
001 DPl310 15 Dia 001 DPl311 15 
DO? 14 DD a 002 . . 14 
003 13 007 003 13 
004 12 001 004 12 












T\J,5.2 .. TUI' .... 
Order Number DP7310J, DP7311J, 
DP8310J, DP8311J, DP8310N 
or DP8311N 









Write I Write Data Data 
Enable 2 I Input OutputEnable 1 
i 01, _WE, 00'_1$WE2 8 
0 0 X 
0 ..:f" 0 
0 ./' 1 
...r 0 0 
...r 0 1 
0 1 X 
1 0 X 
1 I 1 X I 
Block Diagram DP731 01 DP8310 
/ 
DATA IN , 
(01" 
DATA IN Z 
(DIZI 





Block Diagram DP7311/DP8311 
DATA IN 1 
10111 










































X =Don't Care 
1 =Outputs Off 
0= Outputs On 
a=Pre-existing Output 
/= Positive Edge Transition 
DATA OUT 1 
(DO" 
DATA OUT 2 
(D02) 
. ·• · ••• e- • 










DATA OUT 1 
(DO,i 





























Absolute Maximum Ratings (Note 1> 
Supply Voltage 7.0V 
Input Voltage 35V 
Output Voltage 35V 
Maximum Power Dissipation· at 2s•c 
Cavity Package 1821 mW 
Molded Package 2005mW 
Storage Temperature Range -ss·c to + 1so·c 
LeadTemperature(Solderlng, 10seconds) 300"C 
• Oer•te cavity package 12.1 mw1·e above 25•e; derale molded package 
18.0 mw1·e abo'te 25•e. 
: • J 
Operating Conditions 










Logical " 1" Input Voltage 
Logical "O" Input Voltage 
Logical " O" Output Voltage 
DP7310/DP7311 
DP8310/DP8311 
Logical "1" Output Current 
DP7310/DP7311 
DP8310/DP8311 
Logical "1" Input Current 
Input Current at Maximum Input 
Voltage ·· · .. · - - · 
11L Logical ." O" Input Current 
Vc1amp Input Clamp Voltage 











Data outputs latched to 
logical "0", Vee=min. 
loL=75ma ··· 
· 10L= 100mA 
Data outputs latched to 
logical "1", Vee= min. 
VoH=25V · -
VoH=30V . - .. 
V1N = 0.4V, Yee= max. 
Data outputs latched to a 
logical "O". All inputs are 
at logical " 1 ", Vee= max. 
Data outputs latched to a 
logic "1" . . Other 
































































AC electrical Characteristics DP73101DPB310: Vee = 4.5V, T" '" - 55"C to 125°C 
Plrlmeter Conditions Min. Typ. Max. UnitssYmbol 
-tpolO High to Low Propagatlon Delay 
Figure 1 40 120• Write Enable Input to Output ns - Low to High Propagation Delay 
Wrlle Enable Input to Output 
tpdt 
150Flgure 1 70 ns 
Minimum Set-Up Time tHOI.!) ",Ons 

Data In to Write Enable Input 

- tseruP 
45Figure 1 20 ns 
Minimum Write Enable PulsetpwH' 
Figure 1 
i 60 25 nsW'dthtpiN\' 
Figure 1High to Low Output Transition Time 16 35 ns- tTHL 
Figure 1 70 nsI Low to High Output Transition Time 381M 
UN" Package Note 4 5 15 pFCIH i I I I 
AC Electrical Characteristics DP7311/DPB311: Vee=5V, T,,=25"C 
Conditions Min. Typ. Max. UnitsParimeterSymbol 
I 
High to Low Propagation Delay !tpdO 
Data In to Output I Figure 2 30 60 ns 
Ipdt • Low to High Propagation Delay , ,. 

Data In to Output 
 70Figure 2 100 ns 
...
Minimum Set-Up Time tHoLO=Ons 

Data In to Strobe Input 

ISEruP 
-25Figure 2 0 ns 
Minimum Strobe Enable Pulse Width Figure 2 I 60 35 nsIpiNt. 
Propagation Delay Clear to Data Output Figure 2 70 135 nstpcIC I 

tpwc 
 60Minimum Clear Input Pulse Width Figure 2 25 ns 
High to Low Output Transition Time Figure 2 20 35 nsITML I 
Low to High Output Transition Time Figure 2 38 ns1M 
pFInput CapaCitance - Any Input Note 4 5~N K 
_ t: "Absolute Maximum Ratings" are those .al.... beyond whieh the salety 01 lhe devlee cannot be guaranteed. Except lor "Operating Temperature 
IIong." Ihey are not meant to imply that the de"ices sMuld be operated at these limits. The tal'lle 01 "Electrical Characteristics" prO.,deS conditions for 
_ device oper.tlon. 

_ 2: Unless otherwise .peelfled mln./m••. limns apply across the -55"C to +125"C lemperature range lor the Ornl010P731 I ana across the O"C 10 

+7O'C for the OP831Q10P83". "Ii typical ••Iuea are lor TA" 25"C. Vee" SV. 

_1: .All currents Into device pins shown .. posltl'e. out 01 d<Wice pins as negaUve. all voltages relereneed to ground unle.s otherwise nOled. 

_4: InpUt capacitance is guaranteed by periodic testing. fTEST-10kHz at 300mV. TA -25"C 

.. 









M Switching Time Waveform op131010PeJ10 
co -,... ,... 
M ,..... -,o ,... 







W£1 OR W£z 
av------ir1 
v+ ___ _,_ __ ..._ 
OUTPUT 
__ Vol 
... , . ·.· 






av-_....., __ _,__., 





. -". -..Vol . 
; . 
'" ' ··, : . - ~ 
. · ,'· 
· .. ··- -~· : 1· . -~ ~. 1 . . ,.. . ::· ·· . 
.... _ .. ,, · . 
· , .. ·· ··· 
:.r -. · • •• • •'o, ;_'I ·. ; • . . . ,· ! : -~ 
'• ":'" •' .. . 













0WE1 a OV WHEN THE INPUT 2 Wfz PULSE GENERATOR CHARACTERISTICS: 
Z0=5012, 1r=lf=5ns 
FIGURE 1 FIGURE 2 
. : : .. ~ 
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Typical Applications DP8310/11 Buffering High Current Device (Notes 1 end 2) 
I OF I 
OUTl'llTS 




PNP High Current Driver 
JOY MAX. 
Y-
I OF I 
OUT I'll TS 
NPN High Current Driver 
3llY MAX 
IOOIOA MAX. 





; ' ! • 
Eight Output/Four Output Fiber Optic: LED Driver 
· DP8311 100mA Drivers 
. IOOlllA I 
MAX. t 
y+ 
-... lfl) TO 
AIER omc 
3-g 
DP8311 Perellel Outputs (200 mA) Drivers* . 









n.,, . .,.. 
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or-
M Typical Applications (cont'd) 
CX) -or--
or-








8-Bll Level Tran1lator·Drlver 
+s V+ 
LOAD OR 
INl'UT OUTl'IJT l'IJLL·Ur 
:c~ , .L~ .. 













s OATA SUS T oo, 
y A DPS310 
s DOs 
T I 001 
e H 007 
M 
DOa 
8 ft1 Wli u 
s ADDRESS/~ 
i70W 










Digital Controlled 256 Level 
Power Supl>IY from 1.2 Volts to 30 Volts 
0 SETS VOUT 
Reading the State of the Latched Peripherals 
ii GZ "HIGH LEVEL INl'Uf 
VOlTAGE MUST NOT 
!lCEED ~cc DF TM( 
OMltl.SH 
Note 1: Always use good Vee bypass and ground techniques to suppress transients caused by peripheral loads. 
Note 2: Printed circuit board mounting is required if these devices are opltfated at maximum rat&d temperature and current {all outputs on OC). 
3-10 
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